• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    axlRunBatchDBProgram to run a report in 17.4

    6299 views
    2 replies
    Latest over 3 years ago
    by HJerry
  • Discussion

    Can the stb simulation in Spectre calculate the negative phase margin? Locked

    18042 views
    11 replies
    Latest over 3 years ago
    by zuiying
  • Not Answered

    Change multiple off-page connectors names & directions 0

    10688 views
    4 replies
    Latest over 3 years ago
    by stigskov1
  • Discussion

    Can I pass a variable from ADE Explorer into a systemverilog module as an integer? Locked

    9874 views
    0 replies
    Started over 3 years ago
    by BillH314
  • Discussion

    What is a manufaturing grid ? Locked

    33091 views
    16 replies
    Latest over 3 years ago
    by Layla
  • Discussion

    Create view for compressed DSPF (gzip) Locked

    11287 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Resizing DXF file

    14756 views
    3 replies
    Latest over 3 years ago
    by RFinley
  • Discussion

    analog assert property doesn't show $display $error in both log file and SimVision console Locked

    1683 views
    0 replies
    Started over 3 years ago
    by monglebest2022
  • Discussion

    Several problems with interfacing Spectre through Matlab Locked

    5068 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Need help about How to switch config in the ocean pre run flow? Locked

    9497 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Prevent Maestro from reporting undefined design variables Locked

    4815 views
    3 replies
    Latest over 3 years ago
    by FormerMember
  • Discussion

    Invoke layoutXL from SKILL Locked

    9602 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    5G signal sources and simulation inside Spectre / Virtuoso Locked

    14935 views
    11 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    RLC series circuit Locked

    11706 views
    5 replies
    Latest over 3 years ago
    by FormerMember
  • Discussion

    DRC Error Using Assura Locked

    11902 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information