• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Schematic Bus Signal only every nth net Locked

    13031 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    How can I increase the current in all Vgs intervals by 1 mA? Locked

    12812 views
    4 replies
    Latest over 4 years ago
    by yysunj
  • Discussion

    Assign net name in static shape

    14898 views
    2 replies
    Latest over 4 years ago
    by B Bruekers
  • Discussion

    Padstack editor in 17.4 trial version

    16941 views
    4 replies
    Latest over 4 years ago
    by Joel88
  • Discussion

    ERROR (VACOMP-1008) in spectre/aps(MMSIM121, IC5) Locked

    6289 views
    5 replies
    Latest over 4 years ago
    by mvinodh58
  • Discussion

    running a simulation of two PDK's simultaniosly Locked

    1015 views
    0 replies
    Started over 4 years ago
    by robert 21
  • Discussion

    Cadence XFAB layout question Locked

    12249 views
    2 replies
    Latest over 4 years ago
    by Guangjun Cao
  • Discussion

    ADE explorer Ids derivative definition question Locked

    17388 views
    3 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    What means pin t of the Verilog-A code of BSIM-BULK model? Locked

    13055 views
    4 replies
    Latest over 4 years ago
    by yysunj
  • Discussion

    spectremdl mvarsearch lm method? Locked

    11381 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Extracted simulation ERROR (SFE-23): "input.scs" 17: c1 is an instance of an undefined model cmodel. Locked

    20954 views
    14 replies
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Integration of multiple bins in DFT Output Locked

    15026 views
    9 replies
    Latest over 4 years ago
    by FormerMember
  • Discussion

    Trouble opening up Pspice 17.4 Locked

    12173 views
    1 reply
    Latest over 4 years ago
    by oldmouldy
  • Discussion

    accessing simulation temperature in a DC temperature sweep Locked

    13581 views
    1 reply
    Latest over 4 years ago
    by Andrew Beckett
  • Discussion

    Dsp hifi 4 FFT output scaling issue Locked

    15386 views
    2 replies
    Latest over 4 years ago
    by Fasia
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information