• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    We value your Input – Help us bridge Forum Content Gaps 0

    737 views
    0 replies
    Started 8 months ago
    by Renu Vibha
  • Not Answered

    We value your Input – Help us bridge Forum Content Gaps 0

    851 views
    0 replies
    Started 8 months ago
    by Renu Vibha
  • Not Answered

    We value your Input – Help us bridge Forum Content Gaps 0

    800 views
    0 replies
    Started 8 months ago
    by Renu Vibha
  • Not Answered

    Custom Title Block Automation in OrCAD Capture 0

    1032 views
    1 reply
    Latest 8 months ago
    by TechnoBobby
  • Discussion

    How to prevent parameter updates for pending simulations during ADEXL simulation Locked

    3501 views
    10 replies
    Latest 8 months ago
    by dogman4
  • Answered

    addling lines 0

    3622 views
    7 replies
    Latest 8 months ago
    by masamasa
  • Discussion

    Allegro CAD translators: What can be imported into PCB Editor?

    16276 views
    11 replies
    Latest 8 months ago
    by mahimag
  • Discussion

    Creating Context file Locked

    3182 views
    4 replies
    Latest 8 months ago
    by shobha
  • Discussion

    adexl's "Run Simulation" always hidden when first open Locked

    804 views
    3 replies
    Latest 8 months ago
    by dogman4
  • Discussion

    Function to Detect Minimum Pulse Width Locked

    2296 views
    1 reply
    Latest 8 months ago
    by Kevin T Buck
  • Discussion

    How to Assign a Hotkey for "Temp Group" in Allegro Using ENV File?

    715 views
    1 reply
    Latest 8 months ago
    by AsbjornEdvalds
  • Discussion

    From Schematic to Simulation- spot the correct method !

    1333 views
    0 replies
    Started 8 months ago
    by PCBTech
  • Answered

    adding connect with different angled clines 0

    2493 views
    2 replies
    Latest 8 months ago
    by masamasa
  • Not Answered

    Updating Wire Alias Name as Schematic and Flat Netname 0

    1561 views
    3 replies
    Latest 8 months ago
    by CadAP
  • Not Answered

    Export from SysCap to layout 0

    1199 views
    1 reply
    Latest 8 months ago
    by Elecguy
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information