Custom IC Design

Latest Posts

Discussion

pnoise analysis modulated type for single edge

Category: Custom IC Design

By Microsemi

$usertype
•
updated over 7 years ago by Microsemi

2 replies • 14294 views
Discussion

Run stops at 0/1

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 1030 views
Discussion

drplJitter function help

Category: Custom IC Design

By debaabed

$usertype
•
updated over 7 years ago by debaabed

2 replies • 16338 views
Discussion

Post layout simulation using Ocean Script

Category: Custom IC Design

By Ishant Anand

$usertype
•
updated over 7 years ago by Ishant Anand

9 replies • 16633 views
Discussion

How to change schematic items like pins and solder dots from outline to solid display?

Category: Custom IC Design

By RichTH

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 14982 views
Discussion

odd techLayerProperties "?" and "()"

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 870 views
Discussion

IEEE-like spec on CDBA and OA

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 15134 views
Discussion

x_count@techDerivedLayers : formal definition?

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 855 views
Discussion

How to edit dependent expression in ADEXL to represent specified corner sim result ?

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 7 years ago by Andrew Beckett

4 replies • 15805 views
Discussion

psfxl warning, what it means?

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 7 years ago by evancox10

2 replies • 17769 views
Discussion

Convert schematic to Verilog file

Category: Custom IC Design

By Myskill

$usertype
•
updated over 7 years ago by Andrew Beckett

12 replies • 33615 views
Discussion

CDF doneProc callback no longer runs.

Category: Custom IC Design

By MatthewLove

$usertype
•
updated over 7 years ago by MatthewLove

2 replies • 14104 views
Discussion

how to activate Spec Markers in ADEXL Plotting Options ?

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 7 years ago by sjwprc

4 replies • 14903 views
Discussion

Crude auto-layout SKILL to Virtuoso

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 14552 views
Discussion

Power MOSFET/IGBT in Cadence

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

3 replies • 3837 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.