Custom IC Design

Latest Posts

Discussion

Save Display Information

Category: Custom IC Design

By keithd

$usertype
•
updated over 8 years ago by Andrew Beckett

7 replies • 19011 views
Discussion

vbit source in analogLib

Category: Custom IC Design

By Windsor1

$usertype
•
updated over 8 years ago by Windsor1

2 replies • 15713 views
Discussion

Basics about wire labels and general text

Category: Custom IC Design

By ARWAH HAWRA

$usertype
•
updated over 8 years ago by ARWAH HAWRA

2 replies • 15558 views
Discussion

.lib files generation for custom analog design

Category: Custom IC Design

By huadel

$usertype
•
updated over 8 years ago by Andrew Beckett

3 replies • 17258 views
Discussion

.cdsplotinit setting for plotting on 11*17

Category: Custom IC Design

By armthy

$usertype
•
updated over 8 years ago by Quek

3 replies • 1838 views
Discussion

Create an additional layer for layout

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by samer1

6 replies • 18142 views
Discussion

Title Block Properties Moving

Category: Custom IC Design

By AJ Pyne

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14375 views
Discussion

Making a Summary Measurement in ADEXL

Category: Custom IC Design

By BrJaWr

$usertype
•
updated over 8 years ago by BrJaWr

2 replies • 14556 views
Discussion

Spectre: How to get rid of spectre.ic and spectre.fc?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 8 years ago by dontpanic

8 replies • 20759 views
Discussion

transistor voltages (65nm / 28nm)

Category: Custom IC Design

By ARWAH HAWRA

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14786 views
Discussion

Use of DC operating point parameters in calculations and plots

Category: Custom IC Design

By archive

$usertype
•
updated over 8 years ago by Andrew Beckett

13 replies • 26863 views
Discussion

QPSK modulated signal

Category: Custom IC Design

By EngrZM

$usertype
•
updated over 8 years ago by EngrZM

2 replies • 14902 views
Discussion

Is there any way to use assura compatible file (*.drc , *.lvs ) file in PVS plugin (*.pvl)

Category: Custom IC Design

By Anklon

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14666 views
Discussion

ADE L error

Category: Custom IC Design

By Anklon

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 16800 views
Discussion

Environment variable to prevent "stream in translation complete" pop up dialogue after streamout and streamin

Category: Custom IC Design

By blankman

$usertype
•
updated over 8 years ago by blankman

2 replies • 1256 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.