Custom IC Design

Latest Posts

Discussion

Layout Netlist and Topcell Netlist shows correct connections but LVS does not pass!!!

Category: Custom IC Design

By mehdina94rm

$usertype
•
updated over 8 years ago by mehdina94rm

2 replies • 18206 views
Discussion

Should I use the PIN or the NET layer for gnd?

Category: Custom IC Design

By dpalomeq

$usertype
•
updated over 8 years ago by dpalomeq

2 replies • 14417 views
Discussion

License server

Category: Custom IC Design

By Milt

$usertype
•
updated over 8 years ago by Marc Heise

1 replies • 14739 views
Discussion

Pins are not annotated using subcircuit (netlist)

Category: Custom IC Design

By Johanny Saenz

$usertype
•
updated over 8 years ago by Johanny Saenz

4 replies • 15936 views
Discussion

Measure DNL/INL in ADE-XL

Category: Custom IC Design

By migrg

$usertype
•
updated over 8 years ago by migrg

1 replies • 9094 views
Discussion

dft error with a valid transient waveform

Category: Custom IC Design

By Aldo2

$usertype
•
updated over 8 years ago by Aldo2

4 replies • 15299 views
Discussion

Problem in importing verilog netlist to cadence

Category: Custom IC Design

By Casp

$usertype
•
started over 8 years ago

0 replies • 14090 views
Discussion

Verilog-A, one time execution function

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by samer1

6 replies • 21698 views
Discussion

scs files

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by Quek

6 replies • 26875 views
Discussion

Exporting ADE-L Variables

Category: Custom IC Design

By netbug

$usertype
•
updated over 8 years ago by netbug

6 replies • 15333 views
Discussion

unwanted snapping in layout editor

Category: Custom IC Design

By huadel

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 16666 views
Discussion

Using DC operating point calculated from spectre in APS Simualtion over Corners

Category: Custom IC Design

By Johanny Saenz

$usertype
•
started over 8 years ago

0 replies • 13894 views
Discussion

What is license feature "Virtuoso_Spectre_GXL_MMSIM_Lk", and how to use it?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 8 years ago by dontpanic

2 replies • 4166 views
Discussion

stb and tran analysis discrepancy

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 8 years ago by FormerMember

1 replies • 1542 views
Discussion

[Solved] Unbound pins when running Assura LVS in Virtuoso Layout Suite L

Category: Custom IC Design

By dpalomeq

$usertype
•
updated over 8 years ago by dpalomeq

8 replies • 22311 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.