Custom IC Design

Latest Posts

Discussion

how to copy a cellview from a different cell

Category: Custom IC Design

By kristin

$usertype
•
updated over 15 years ago by Andrew Beckett

3 replies • 16928 views
Discussion

Including PWL files in Spectre

Category: Custom IC Design

By kumarp

$usertype
•
updated over 15 years ago by kumarp

2 replies • 20677 views
Discussion

Saving verilog-A variables in UltraSim

Category: Custom IC Design

By TonySal

$usertype
•
updated over 15 years ago by Quek

1 replies • 15245 views
Discussion

Cadence to Hierarchical PDF

Category: Custom IC Design

By Drwinco

$usertype
•
updated over 15 years ago by dmay

3 replies • 18147 views
Discussion

Attach Spectre Assertions to a Schematic

Category: Custom IC Design

By MarkSummers

$usertype
•
updated over 15 years ago by Andrew Beckett

2 replies • 15183 views
Discussion

size limitation

Category: Custom IC Design

By zhila

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 14239 views
Discussion

Change manufacturing grid for streamout in IC613

Category: Custom IC Design

By tkhan

$usertype
•
updated over 15 years ago by Andrew Beckett

6 replies • 18355 views
Discussion

How to modify Pcell Transistor's metal/contacts?

Category: Custom IC Design

By Aramsh

$usertype
•
updated over 15 years ago by Aramsh

6 replies • 4551 views
Discussion

Problem in using AMS simulator in CADENCE Virtuoso ADE

Category: Custom IC Design

By ericliu

$usertype
•
updated over 15 years ago by Andrew Beckett

2 replies • 15221 views
Discussion

Spectre custom model

Category: Custom IC Design

By pitter

$usertype
•
updated over 15 years ago by Andrew Beckett

1 replies • 14364 views
Discussion

problem with mmsim61

Category: Custom IC Design

By minci

$usertype
•
updated over 15 years ago by Tawna

6 replies • 16336 views
Discussion

Schematic entry parameter as a function of instance name

Category: Custom IC Design

By yoyega

$usertype
•
updated over 15 years ago by yoyega

7 replies • 16756 views
Discussion

CIW > File > Import > Verilog... fails to create schematics (portOrder property?)

Category: Custom IC Design

By skylerweaver

$usertype
•
updated over 15 years ago by Quek

1 replies • 2858 views
Discussion

CDF parameters

Category: Custom IC Design

By simbamford

$usertype
•
updated over 15 years ago by simbamford

3 replies • 21330 views
Discussion

Pole-Zero analysis

Category: Custom IC Design

By archive

$usertype
•
updated over 15 years ago by Andrew Beckett

7 replies • 22824 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.