Custom IC Design

Latest Posts

Discussion

Verilog-A transition filter warning from spectre

Category: Custom IC Design

By CTDSM
•
updated over 9 years ago by Andrew Beckett

1 replies • 15040 views
Discussion

Problem with Calibre LVS_ IC6

Category: Custom IC Design

By tahm
•
updated over 9 years ago by Andrew Beckett

1 replies • 3052 views
Discussion

Voltage out to next stage- cadence and verilogA

Category: Custom IC Design

By Nishtha Sharma
•
started over 9 years ago

0 replies • 354 views
Discussion

spectre error (64bit/32bit) on linux

Category: Custom IC Design

By Karev11
•
updated over 9 years ago by Andrew Beckett

3 replies • 4219 views
Discussion

Spectre: Possible to avoid "dangling node" removal when using "deepprobe" elements?

Category: Custom IC Design

By dontpanic
•
updated over 9 years ago by dontpanic

2 replies • 4526 views
Discussion

Simple Controlling of 20V path from 5V in cadence spectre

Category: Custom IC Design

By Hayderuet
•
started over 9 years ago

0 replies • 12419 views
Discussion

Importing .slib file(symbols) to Cadence library

Category: Custom IC Design

By Eduard Raines
•
updated over 9 years ago by Eduard Raines

2 replies • 2855 views
Discussion

parametric analysis of mos

Category: Custom IC Design

By haneen
•
updated over 9 years ago by Andrew Beckett

1 replies • 12937 views
Discussion

Spice Text for subcircuit in virtuoso

Category: Custom IC Design

By Lilas
•
updated over 9 years ago by Frank Wiedmann

1 replies • 15867 views
Discussion

Abstract Generator locking files error abs-11024

Category: Custom IC Design

By MoMiner1870
•
updated over 9 years ago by MoMiner1870

2 replies • 13022 views
Discussion

Nyquist stability test using stb analysis

Category: Custom IC Design

By DCashen
•
updated over 9 years ago by DCashen

5 replies • 18322 views
Discussion

Why doing overunder without GROW increases HPN/FPN values?

Category: Custom IC Design

By dummyfill
•
updated over 9 years ago by Andrew Beckett

3 replies • 1083 views
Discussion

how to overwrite veriloga code in cadence

Category: Custom IC Design

By black tea
•
updated over 9 years ago by Andrew Beckett

3 replies • 13817 views
Discussion

Monte Carlo simulation for device mismatch

Category: Custom IC Design

By sdineshkumar
•
updated over 9 years ago by Andrew Beckett

18 replies • 27791 views
Discussion

pnoise broken?

Category: Custom IC Design

By itos
•
started over 9 years ago

0 replies • 12696 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.