Custom IC Design

Latest Posts

Discussion

Saving more parameters of MOSFET during transient simulation

Category: Custom IC Design

By dragank
•
updated over 3 years ago by dragank

2 replies • 10486 views
Discussion

Transient plot of broken asserts

Category: Custom IC Design

By dragank
•
updated over 3 years ago by dragank

2 replies • 8895 views
Discussion

is it possible to pass integer to verilog-a module?

Category: Custom IC Design

By delgsy
•
updated over 3 years ago by delgsy

2 replies • 10863 views
Discussion

Edge Triggered Current Source

Category: Custom IC Design

By Kevin Buck
•
updated over 3 years ago by Kevin Buck

4 replies • 10191 views
Discussion

How cadence generate the "IP Design.XML" file?

Category: Custom IC Design

By huhushuai
•
updated over 3 years ago by Andrew Beckett

1 replies • 1788 views
Discussion

speeding up .hb at a certain stage

Category: Custom IC Design

By FredWang
•
updated over 3 years ago by FormerMember

6 replies • 11168 views
Discussion

Pin size on CMOS circuit layout design

Category: Custom IC Design

By Senan
•
started over 3 years ago

0 replies • 8829 views
Discussion

IC 6.1.7 on RHEL8

Category: Custom IC Design

By ddelrio
•
updated over 3 years ago by ddelrio

2 replies • 12744 views
Discussion

About Multi technology simulation

Category: Custom IC Design

By ichiro
•
updated over 3 years ago by ichiro

2 replies • 9636 views
Discussion

How to embed waveform setup (.grf) in maestro views? (or: how to propagate .grf files along with their associated cells?)

Category: Custom IC Design

By dontpanic
•
updated over 3 years ago by dontpanic

2 replies • 9421 views
Discussion

How to report running time of simulation in adexl?

Category: Custom IC Design

By Holz
•
updated over 3 years ago by Holz

1 replies • 8708 views
Discussion

Pspice model of memrister running in Virtuoso

Category: Custom IC Design

By Ranjan Yadav
•
updated over 3 years ago by Ranjan Yadav

6 replies • 13190 views
Discussion

Xvfb installation error

Category: Custom IC Design

By sidm
•
updated over 3 years ago by Andrew Beckett

3 replies • 11435 views
Discussion

How to merge or hide the metal line from same metal layer in layout?

Category: Custom IC Design

By Firdos
•
updated over 3 years ago by Alex Soyer

1 replies • 10647 views
Discussion

calcVal and corner groups

Category: Custom IC Design

By TempViator
•
updated over 3 years ago by TempViator

2 replies • 10527 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.