Custom IC Design

Latest Posts

Discussion

how to export to GDS in batch mode IN IC06.13

Category: Custom IC Design

By ghrshomali

$usertype
•
updated over 12 years ago by ghrshomali

2 replies • 13859 views
Discussion

Error when plotting histogram in adexl

Category: Custom IC Design

By Kowshik

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 17421 views
Discussion

spectre_simulation SPI

Category: Custom IC Design

By benao

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 5461 views
Discussion

Skill Code to modify pin names

Category: Custom IC Design

By bouhoume

$usertype
•
updated over 12 years ago by W Relyveld

1 replies • 16816 views
Discussion

RPI TFT-Model, parameter extraction, Influence of "type"

Category: Custom IC Design

By pascalv

$usertype
•
started over 12 years ago

0 replies • 1079 views
Discussion

"capgen" error in Assura QRC (RCX)

Category: Custom IC Design

By bjbit

$usertype
•
updated over 12 years ago by Kabal

24 replies • 10188 views
Discussion

MDL postprocessing of FSDB wave

Category: Custom IC Design

By dansIn

$usertype
•
updated over 12 years ago by dansIn

2 replies • 15277 views
Discussion

ADEXL: Change config file and re-run simulation automatically

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Tobben24

2 replies • 14144 views
Discussion

save all device data in dc sweep

Category: Custom IC Design

By Josef

$usertype
•
updated over 12 years ago by Andrew Beckett

4 replies • 14972 views
Discussion

using sim temperature in OCEAN

Category: Custom IC Design

By Josef

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13371 views
Discussion

ADEXL switch default ocean script editor

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 12 years ago by Tobben24

7 replies • 15587 views
Discussion

Problem with ERROR (OSSHNL-249)

Category: Custom IC Design

By Tejaswi

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 16164 views
Discussion

Schematic p-cell for modelling parasitic resistance and capacitance

Category: Custom IC Design

By tmart

$usertype
•
updated over 12 years ago by tmart

2 replies • 14368 views
Discussion

Verilog-A Monte-Carlo simulations

Category: Custom IC Design

By eppo

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13626 views
Discussion

Cadence Graphical PCell

Category: Custom IC Design

By thomasstoll

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13665 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.