Custom IC Design

Latest Posts

Discussion

Making symbol text unselectable on an instance

Category: Custom IC Design

By swdesigner

$usertype
•
started over 14 years ago

0 replies • 13734 views
Discussion

Re: How to do analog modeling with verilog -A

Category: Custom IC Design

By Analog Design

$usertype
•
updated over 14 years ago by Quek

1 replies • 563 views
Discussion

phase error in OTA amplifier

Category: Custom IC Design

By mozdas

$usertype
•
updated over 14 years ago by Quek

1 replies • 13468 views
Discussion

Virtuoso - how can I create an instance from a .inc HSPICE file?

Category: Custom IC Design

By Alex2kdl

$usertype
•
updated over 14 years ago by Quek

1 replies • 3036 views
Discussion

Snaping on StreamIn

Category: Custom IC Design

By JustinAtmel

$usertype
•
updated over 14 years ago by Quek

1 replies • 13024 views
Discussion

Exporting files

Category: Custom IC Design

By EveBell

$usertype
•
updated over 14 years ago by Quek

4 replies • 14482 views
Discussion

Assura LVS execution terminated

Category: Custom IC Design

By razvanm

$usertype
•
updated over 14 years ago by Quek

11 replies • 18720 views
Discussion

calibre rules conversion to assura rules?

Category: Custom IC Design

By linbo

$usertype
•
updated over 14 years ago by Quek

1 replies • 13695 views
Discussion

Connectivity Mark Net for temporary layers

Category: Custom IC Design

By mvalery

$usertype
•
updated over 14 years ago by mvalery

2 replies • 13559 views
Discussion

layer visibility and LSW palette

Category: Custom IC Design

By wighou

$usertype
•
updated over 14 years ago by skillUser

1 replies • 13901 views
Discussion

Want to calculate No of M2 layers in standard cells

Category: Custom IC Design

By srikanth143

$usertype
•
updated over 14 years ago by Andrew Beckett

3 replies • 13298 views
Discussion

AC vs. PZ analysis

Category: Custom IC Design

By ASICnm

$usertype
•
updated over 14 years ago by Andrew Beckett

3 replies • 14178 views
Discussion

ADE XL....Numerous license warnings and delayed run results

Category: Custom IC Design

By Trail Animal

$usertype
•
updated over 14 years ago by Andrew Beckett

7 replies • 16464 views
Discussion

Jitter in autonomous oscillators due to power supply noise

Category: Custom IC Design

By Simona

$usertype
•
updated over 14 years ago by Simona

1 replies • 15105 views
Discussion

opamp design

Category: Custom IC Design

By 1234v

$usertype
•
updated over 14 years ago by Andrew Beckett

1 replies • 13306 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.