Custom IC Design

Latest Posts

Discussion

make smaller or hide overlay in Cadence Layout XL

Category: Custom IC Design

By hesaliveJim

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11067 views
Discussion

NPORT compression "not working"

Category: Custom IC Design

By TommasoF

$usertype
•
updated over 4 years ago by TommasoF

5 replies • 3194 views
Discussion

Terminal is inherited in switch master XXX and not inherited in place master YYY

Category: Custom IC Design

By jjwikner

$usertype
•
updated over 4 years ago by Andrew Beckett

4 replies • 13596 views
Discussion

Resistor Noise Calculation using FFT and Noise Analysis is different

Category: Custom IC Design

By Nader Fathy

$usertype
•
updated over 4 years ago by FormerMember

7 replies • 17366 views
Discussion

Issues in accuracy of clock generation in Verilog-AMS with white noise jitter

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 4 years ago by RFStuff

10 replies • 17729 views
Discussion

How do I set transient strobeoutput to "all" in AMS simulation?

Category: Custom IC Design

By Nader Fathy

$usertype
•
updated over 4 years ago by Nader Fathy

2 replies • 1803 views
Discussion

How to plot the difference of simulation result from Monte carlo and standard simulation?

Category: Custom IC Design

By Martinsh

$usertype
•
updated over 4 years ago by Andrew Beckett

9 replies • 15231 views
Discussion

VIVA zoom horizontal/vertical

Category: Custom IC Design

By amacSS

$usertype
•
updated over 4 years ago by amacSS

2 replies • 1857 views
Discussion

Bad value "primary" for parameter - Characterising cells using Liberate

Category: Custom IC Design

By iamKarthikBK

$usertype
•
started over 4 years ago

0 replies • 1521 views
Discussion

import a Spice Model in a schematic

Category: Custom IC Design

By Friedrich

$usertype
•
updated over 4 years ago by Friedrich

3 replies • 24393 views
Discussion

Connecting PMOS body to VSS! in Layout XL

Category: Custom IC Design

By Demi

$usertype
•
updated over 4 years ago by Quek

1 replies • 20235 views
Discussion

"the following branches form a loop of rigid branches"

Category: Custom IC Design

By Jose Sarmento

$usertype
•
updated over 4 years ago by Jose Sarmento

2 replies • 3461 views
Discussion

VerilogA $limit with spectre

Category: Custom IC Design

By camilloS

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 10921 views
Discussion

Using variables with spectrumMeas

Category: Custom IC Design

By Rob Gregoire

$usertype
•
started over 4 years ago

0 replies • 10426 views
Discussion

Automatically Export Spectre AMS-Output-Data

Category: Custom IC Design

By FloPro

$usertype
•
updated over 4 years ago by FloPro

2 replies • 11735 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.