Custom IC Design

Latest Posts

Discussion

Hierarchical member access in VerilogA

Category: Custom IC Design

By DimitarT

$usertype
•
updated over 5 years ago by Andrew Beckett

6 replies • 16972 views
Discussion

Accessing power dissipation in a Verilog module

Category: Custom IC Design

By vksinghal

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13545 views
Discussion

Missing point in AMS simulation plot when the value of the consecutive points are same

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13552 views
Discussion

Return a string from user-defined function in VerilogA

Category: Custom IC Design

By DimitarT

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 16097 views
Discussion

Monte Carlo Ocean XL: Interrupting simulations in a script

Category: Custom IC Design

By Martyniuk

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13684 views
Discussion

technology file manager

Category: Custom IC Design

By skillEater

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 15382 views
Discussion

Parameters of a FINFET

Category: Custom IC Design

By ElectronLearn

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 17463 views
Discussion

extract min and max over corners for every variable step

Category: Custom IC Design

By skylink

$usertype
•
updated over 5 years ago by skylink

2 replies • 16729 views
Discussion

How to reduce parasitics from layout

Category: Custom IC Design

By jyoti kandpal

$usertype
•
updated over 5 years ago by FormerMember

1 replies • 15870 views
Discussion

Virtuosity: Looking Back at Virtuoso ADE Product Suite and Virtuoso Visualization and Analysis in 2019

Category: Custom IC Design

By Andrew Beckett

$usertype
•
started over 5 years ago

0 replies • 13046 views
Discussion

layout extraction avoid a specific area

Category: Custom IC Design

By S Liu

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13494 views
Discussion

Programmatically set y-axis in VIVA in Log Scale

Category: Custom IC Design

By Paolo Minotti

$usertype
•
updated over 5 years ago by Andrew Beckett

6 replies • 19257 views
Discussion

How to flatten a hierarchical design?

Category: Custom IC Design

By Fari

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 15686 views
Discussion

trouble enabling MPT coloring in IC18

Category: Custom IC Design

By Stevemc12

$usertype
•
updated over 5 years ago by Stevemc12

4 replies • 15573 views
Discussion

how to create own via in cadence software

Category: Custom IC Design

By jyoti kandpal

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 13790 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.