• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Posting Code to the Forum

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 13251 views
  • Discussion

    Extraction of Schematic in Read only mode

    Category: Custom IC Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12822 views
  • Discussion

    Common mode choke model

    Category: Custom IC Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 13091 views
  • Discussion

    Extracting a three terminal device

    Category: Custom IC Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12653 views
  • Discussion

    routing grid

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13260 views
  • Discussion

    cascading nports in spectre

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13387 views
  • Discussion

    Assura Run Detection.

    Category: Custom IC Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12552 views
  • Discussion

    difference between capacitors of libraries

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 15900 views
  • Discussion

    initial condition in spectre verilog simulator

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 14634 views
  • Discussion

    warning about convergence problem

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13333 views
  • Discussion

    how to tell Input or Ouput stage limit Linearity

    Category: Custom IC Design

    By archive archive

    •

    started over 17 years ago

    0 replies • 12920 views
  • Discussion

    Transient noise analysis with spectreRF

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13137 views
  • Discussion

    Extract netlist from layout

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    2 replies • 19178 views
  • Discussion

    Controlling number of iterations in wroute

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13166 views
  • Discussion

    Width of power stripe

    Category: Custom IC Design

    By archive archive

    •

    updated over 17 years ago by archive

    1 replies • 13218 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information