Custom IC Design

Latest Posts

Discussion

How to adjust width of "Corners" column (the 1st column) in Maestro Corner Setup window?

Category: Custom IC Design

By Amit Majumder
•
started over 1 year ago

0 replies • 546 views
Discussion

Noise FMAX setting in transient noise simulation

Category: Custom IC Design

By Itai Finfter
•
updated over 1 year ago by ShawnLogan

5 replies • 11252 views
Discussion

Errors exist in master control file [solved]

Category: Custom IC Design

By hesaliveJim
•
updated over 1 year ago by hesaliveJim

2 replies • 5489 views
Discussion

Autostop in Maestro after evaluating all measurements

Category: Custom IC Design

By Ejcxuralsshdd
•
updated over 1 year ago by Andrew Beckett

1 replies • 5280 views
Discussion

ADE L ERROR

Category: Custom IC Design

By Psyliver
•
updated over 1 year ago by Psyliver

3 replies • 6419 views
Discussion

Any Virtuoso based tool/script for placing small instances (just has two pins) automatically on level-1 pins

Category: Custom IC Design

By Piyush8
•
started over 1 year ago

0 replies • 471 views
Discussion

Divider noise in a PLL

Category: Custom IC Design

By Nalaeg
•
updated over 1 year ago by ShawnLogan

9 replies • 8789 views
Discussion

The usage of the vfreq function in ADE Explorer calculator.

Category: Custom IC Design

By liangqunshan
•
updated over 1 year ago by ShawnLogan

14 replies • 10336 views
Discussion

Transistor count (dumb question)

Category: Custom IC Design

By CSCNalu
•
updated over 1 year ago by CSCNalu

2 replies • 6794 views
Discussion

Quantus Release Version 19.13 ERROR (EXTQRCXLOG-108) : [solved]

Category: Custom IC Design

By hesaliveJim
•
updated over 1 year ago by hesaliveJim

2 replies • 5100 views
Discussion

Unable to copy data format of ADE results tab to LibreOffice Calc

Category: Custom IC Design

By HJTW
•
updated over 1 year ago by HJTW

2 replies • 5235 views
Discussion

Access control of the cells in the library

Category: Custom IC Design

By Biasing
•
started over 1 year ago

0 replies • 4442 views
Discussion

Test-bench for hysteresis window of a StrongArm Latch comparator

Category: Custom IC Design

By Thais
•
updated over 1 year ago by ShawnLogan

1 replies • 9110 views
Discussion

Adding a new parameter to the cdf for each cell in a library

Category: Custom IC Design

By GuiXZatS
•
started over 1 year ago

0 replies • 5010 views
Discussion

Re: Wildcard in exclude extraction nets in Quantus CCL file

Category: Custom IC Design

By slim15
•
started over 1 year ago

0 replies • 4927 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.