Custom IC Design

Latest Posts

Discussion

dcmatch mth=1m is not working

Category: Custom IC Design

By Kakhandaki

$usertype
•
updated over 6 years ago by Kakhandaki

2 replies • 803 views
Discussion

how to custom abutted devices' poly to contact distance

Category: Custom IC Design

By DavidLou

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 2456 views
Discussion

simulation of Short circuit condition in parallel plate capacitor

Category: Custom IC Design

By NorNand

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13545 views
Discussion

how to map a layout done in layout-L to layoyt-xl

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13036 views
Discussion

Library Re-characterization Guide

Category: Custom IC Design

By anurans

$usertype
•
updated over 6 years ago by anurans

6 replies • 16233 views
Discussion

Characterizing library for emerging 2DFETs with in-house .va based models

Category: Custom IC Design

By nt2612

$usertype
•
updated over 6 years ago by Guangjun Cao

3 replies • 16085 views
Discussion

how to set input slew and load in template with Liberate for characterization

Category: Custom IC Design

By fengye

$usertype
•
updated over 6 years ago by fengye

4 replies • 16572 views
Discussion

Oscillator frequency shifting during transient simulation

Category: Custom IC Design

By mangk

$usertype
•
updated over 6 years ago by mangk

6 replies • 18736 views
Discussion

Verilog coding in Cadence Virtuoso

Category: Custom IC Design

By NorNand

$usertype
•
updated over 6 years ago by NorNand

3 replies • 20015 views
Discussion

problems while creating 45 degree path using skill

Category: Custom IC Design

By asetji

$usertype
•
updated over 6 years ago by asetji

4 replies • 16876 views
Discussion

Monte carlo run stopped because no statistical data generated for the test

Category: Custom IC Design

By Iaf22

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 17603 views
Discussion

Monte Carlo Variation in Hierarchical Vs Flat Netlist

Category: Custom IC Design

By jp2o

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 14847 views
Discussion

Simulation problem with MMSIM

Category: Custom IC Design

By abdoboua

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14074 views
Discussion

print schematics to pdf file

Category: Custom IC Design

By bid75

$usertype
•
updated over 6 years ago by bid75

2 replies • 17116 views
Discussion

Custom Signal probing options in ADE-L

Category: Custom IC Design

By kbx111

$usertype
•
updated over 6 years ago by kbx111

4 replies • 16416 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.