Custom IC Design

Latest Posts

Discussion

DEF export dropping vias

Category: Custom IC Design

By Boylestc

$usertype
•
started over 12 years ago

0 replies • 12799 views
Discussion

Parametric analysis in AMS simulator

Category: Custom IC Design

By ronaldomponte

$usertype
•
started over 12 years ago

0 replies • 12833 views
Discussion

Virtuoso layout: How to change many shapes from one layer to another at once?

Category: Custom IC Design

By bjbit

$usertype
•
updated over 12 years ago by Andrew Beckett

8 replies • 19335 views
Discussion

Use expression from one test as design variable in another test

Category: Custom IC Design

By franzi

$usertype
•
updated over 12 years ago by Andrew Beckett

2 replies • 14708 views
Discussion

Update output list

Category: Custom IC Design

By Yassien

$usertype
•
updated over 12 years ago by Yassien

9 replies • 15020 views
Discussion

spectre sweep statement vs. Ocean parametric analysis

Category: Custom IC Design

By T Opperman

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14889 views
Discussion

An error with Momentum S parameter blocks in Spectre

Category: Custom IC Design

By JoshK

$usertype
•
updated over 12 years ago by Andrew Beckett

7 replies • 16516 views
Discussion

qrc extraction of single components and netset.

Category: Custom IC Design

By Zitty

$usertype
•
updated over 12 years ago by Quek

1 replies • 13167 views
Discussion

Exporting manufactured interconnect geometry including DFM effects

Category: Custom IC Design

By ArnoSetagaya

$usertype
•
updated over 12 years ago by Quek

1 replies • 13174 views
Discussion

Terminal Mismatch for MOS_a2d in virtuoso

Category: Custom IC Design

By Arslan

$usertype
•
updated over 12 years ago by Andrew Beckett

2 replies • 13375 views
Discussion

model name for normal diode in virtuoso shematic editor

Category: Custom IC Design

By madhusudha

$usertype
•
updated over 12 years ago by diode model

6 replies • 22607 views
Discussion

Which noise does param 'sh' stand for in ADE noise summary?

Category: Custom IC Design

By Raveesh

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 13676 views
Discussion

IC5141 - LEFOut failed.

Category: Custom IC Design

By kb how

$usertype
•
updated over 12 years ago by kb how

6 replies • 2336 views
Discussion

Another unique veriloga filename question

Category: Custom IC Design

By ricez

$usertype
•
updated over 12 years ago by ricez

2 replies • 13829 views
Discussion

Flightlines in Layout XL

Category: Custom IC Design

By pham777

$usertype
•
updated over 12 years ago by pham777

2 replies • 15951 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.