Custom IC Design

Latest Posts

Discussion

ASCII waveform file format for Virtuoso Visualization and Analysis XL?

Category: Custom IC Design

By Andy Stewart

$usertype
•
updated over 12 years ago by Andrew Beckett

6 replies • 19144 views
Discussion

Connectivity->Update->Layout Parameters problem

Category: Custom IC Design

By pham777

$usertype
•
updated over 12 years ago by pham777

9 replies • 5606 views
Discussion

OCEAN write generic procedure to plot waveforms

Category: Custom IC Design

By The Setlaz

$usertype
•
updated over 12 years ago by The Setlaz

6 replies • 15354 views
Discussion

Problem simulating Spice Netlist with Spectre

Category: Custom IC Design

By Oriba

$usertype
•
updated over 12 years ago by Andrew Beckett

7 replies • 20293 views
Discussion

Relative include path for a vpwlf source

Category: Custom IC Design

By TonySal

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 15080 views
Discussion

ADE XL annotation affects schematic hierarchy

Category: Custom IC Design

By Rowlf

$usertype
•
updated over 12 years ago by Rowlf

2 replies • 13774 views
Discussion

Personal license

Category: Custom IC Design

By jsums

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 14292 views
Discussion

Error in VerilogA : neither a branch nor a net name

Category: Custom IC Design

By sreeni

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13262 views
Discussion

verilog simulation

Category: Custom IC Design

By apple419

$usertype
•
updated over 12 years ago by Andrew Beckett

5 replies • 20136 views
Discussion

Netlisting fine, but simulation fails: *Error* eval: unbound variable - currentFormSave

Category: Custom IC Design

By tito80

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 8797 views
Discussion

VHDL/Verilog simulation help in Virtuoso

Category: Custom IC Design

By Tejaswi

$usertype
•
started over 12 years ago

0 replies • 1341 views
Discussion

Error invoking virtuoso IC615

Category: Custom IC Design

By emax

$usertype
•
updated over 12 years ago by theopaone

1 replies • 13616 views
Discussion

Need to place a pin on the symbol for an internal VerilogA signal

Category: Custom IC Design

By boast

$usertype
•
updated over 12 years ago by boast

2 replies • 13934 views
Discussion

CDB to OA Conversion: Layout Issue

Category: Custom IC Design

By sebastion

$usertype
•
updated over 12 years ago by Andrew Beckett

11 replies • 19190 views
Discussion

Regarding stability sims (STB) --> Over corners STB phase plots shows reversal

Category: Custom IC Design

By kasj

$usertype
•
updated over 12 years ago by kasj

2 replies • 1526 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.