Custom IC Design

Latest Posts

Discussion

cadence installation issue

Category: Custom IC Design

By tawsaras

$usertype
•
updated over 3 years ago by tawsaras

2 replies • 10532 views
Discussion

Can I use an ADE-Explorer license for an older version of Cadence?

Category: Custom IC Design

By 0nTheG0

$usertype
•
updated over 3 years ago by 0nTheG0

2 replies • 9301 views
Discussion

Bonding Wire in Cadence Virtuoso

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

10 replies • 14107 views
Discussion

Is that OK to use clsdb from different version of cadence tool

Category: Custom IC Design

By Kian Boon

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9999 views
Discussion

plotting output expression with "all" evalType from GUI using the generated OCEAN script

Category: Custom IC Design

By delgsy

$usertype
•
started over 3 years ago

0 replies • 829 views
Discussion

Virtuoso recovery from license server interruption?

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10303 views
Discussion

Using Virtuoso without ADE explorer

Category: Custom IC Design

By micipici

$usertype
•
updated over 3 years ago by micipici

2 replies • 9532 views
Discussion

Function to skip start of a signal

Category: Custom IC Design

By SteveVrk

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 10797 views
Discussion

cannot specify instances during Monte Carlo setup

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by Andrew Beckett

8 replies • 12115 views
Discussion

Option nullmfactorcorrelation for MonteCarlo mismatch simulation

Category: Custom IC Design

By acharlet

$usertype
•
started over 3 years ago

0 replies • 9171 views
Discussion

Term Order setup for spice reference files

Category: Custom IC Design

By AncisMichele

$usertype
•
updated over 3 years ago by AncisMichele

2 replies • 10685 views
Discussion

Two step trimming in Maestro Assembler. Difficulty encountered trying to calculate the trimming code in the second trimming step.

Category: Custom IC Design

By IceTea

$usertype
•
updated over 3 years ago by IceTea

5 replies • 11591 views
Discussion

VerilogA $fopen issues when used in a loop

Category: Custom IC Design

By AAbdelRahman

$usertype
•
updated over 3 years ago by AAbdelRahman

6 replies • 12845 views
Discussion

Saving Assistants' location in Schematic Editor

Category: Custom IC Design

By AncisMichele

$usertype
•
updated over 3 years ago by AncisMichele

2 replies • 1196 views
Discussion

Seal-Ring DRC errors

Category: Custom IC Design

By Senan

$usertype
•
started over 3 years ago

0 replies • 10470 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.