Custom IC Design

Latest Posts

Discussion

virtuoso schematic replace function

Category: Custom IC Design

By liangqunshan

$usertype
•
updated over 1 year ago by liangqunshan

2 replies • 3896 views
Discussion

BlackBox with Assura LVS

Category: Custom IC Design

By SteS93

$usertype
•
updated over 1 year ago by SteS93

1 replies • 4587 views
Discussion

Switching from voltage source to high impedance port in VerilogA: Convergence problem

Category: Custom IC Design

By mohthi3

$usertype
•
started over 1 year ago

0 replies • 3165 views
Discussion

How to decrease the capacitance of charging and discharging at the MSB of current steering DAC

Category: Custom IC Design

By Phd SA88

$usertype
•
updated over 1 year ago by Andrew Beckett

2 replies • 3519 views
Discussion

Problem netlisting AV_Extracted from QRC extraction

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 1 year ago by Andrew Beckett

1 replies • 3361 views
Discussion

Boolean Operations in MarkNet file

Category: Custom IC Design

By Betoo

$usertype
•
started over 1 year ago

0 replies • 3024 views
Discussion

Passing model file as parameter

Category: Custom IC Design

By Aro

$usertype
•
started over 1 year ago

0 replies • 3063 views
Discussion

How to check loop gain poles for HBSTB simulation

Category: Custom IC Design

By LIUYI

$usertype
•
started over 1 year ago

0 replies • 3450 views
Discussion

Fail LVS extraction

Category: Custom IC Design

By BARID

$usertype
•
updated over 1 year ago by RobMan

3 replies • 4009 views
Discussion

Snap grid setup

Category: Custom IC Design

By ManjunathYalameli

$usertype
•
updated over 1 year ago by Andrew Beckett

2 replies • 4144 views
Discussion

new simulation kills the previous running one

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 1 year ago by Svilen64

3 replies • 3968 views
Discussion

Delete layer through hierarchy

Category: Custom IC Design

By Duc Loc

$usertype
•
updated over 1 year ago by RobMan

1 replies • 3209 views
Discussion

Using optimization as calibration in large design spaces

Category: Custom IC Design

By david73

$usertype
•
started over 1 year ago

0 replies • 3063 views
Discussion

Do XPS MS lead to fatal simulation errors?

Category: Custom IC Design

By AB_1720681855207

$usertype
•
started over 1 year ago

0 replies • 3218 views
Discussion

Calculating differential admittance

Category: Custom IC Design

By david73

$usertype
•
started over 1 year ago

0 replies • 3038 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.