Custom IC Design

Latest Posts

Discussion

Plotting A Line Graph Across Design Points in ACTIMES Tran

Category: Custom IC Design

By Le Rouret

$usertype
•
updated over 4 years ago by Le Rouret

2 replies • 11890 views
Discussion

How can I add suffix for subcircuit with $ in cdl netlist

Category: Custom IC Design

By morrris

$usertype
•
started over 4 years ago

0 replies • 10649 views
Discussion

How can I create this switch at cadence virtuoso?

Category: Custom IC Design

By yysunj

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 13166 views
Discussion

How can I generate this repeating pulse?

Category: Custom IC Design

By yysunj

$usertype
•
updated over 4 years ago by yysunj

4 replies • 13257 views
Discussion

How to remove highlight after DRC check in IC Layout design

Category: Custom IC Design

By Senan

$usertype
•
updated over 4 years ago by Andrew Beckett

5 replies • 13711 views
Discussion

Getting the wellpin in lef using abstract

Category: Custom IC Design

By djknight

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 10570 views
Discussion

preparation for verifying large blocks

Category: Custom IC Design

By ichiro

$usertype
•
updated over 4 years ago by FormerMember

8 replies • 12899 views
Discussion

passing variable number of params in spectre subckt call?

Category: Custom IC Design

By smikes

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11444 views
Discussion

Cadence Abstract DLNOLK : Failed to get exclusive lock

Category: Custom IC Design

By anurans

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11611 views
Discussion

ADE Assembler: variable values with leading zeros interpreted as octal in ICADVM20.1

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 4 years ago by Andrew Beckett

6 replies • 12637 views
Discussion

What's the bindkey command for ascend to top level on Cadence?

Category: Custom IC Design

By venkmanbuster

$usertype
•
updated over 4 years ago by Andrew Beckett

6 replies • 6614 views
Discussion

create a copy of device library, some parameters' limitCheck failed....

Category: Custom IC Design

By ringamp

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 1231 views
Discussion

Getting Flat Outputs while implementing a 6 Bit Flash ADC using VerilogA.

Category: Custom IC Design

By Kulmani

$usertype
•
updated over 4 years ago by Andrew Beckett

10 replies • 14898 views
Discussion

Need a solution to build pre-computed look-up table manually

Category: Custom IC Design

By circuit apprentice

$usertype
•
updated over 4 years ago by circuit apprentice

2 replies • 11158 views
Discussion

check and save schematic, there's a warning I don't know where it comes

Category: Custom IC Design

By ringamp

$usertype
•
updated over 4 years ago by ringamp

3 replies • 6422 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.