Custom IC Design

Latest Posts

Discussion

How to access the result of a netcap info analysis in ADE?

Category: Custom IC Design

By Zol

$usertype
•
updated over 2 years ago by Andrew Beckett

8 replies • 8271 views
Discussion

ADE Debug Environment: Plot to ViVA Service is not supported yet

Category: Custom IC Design

By SimbaG

$usertype
•
updated over 2 years ago by Andrew Beckett

2 replies • 7006 views
Discussion

4-Switch Buck-Boost Converter

Category: Custom IC Design

By Jeanja

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 8139 views
Discussion

Monte Carlo "Process"

Category: Custom IC Design

By Karimeldeen

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 1878 views
Discussion

Layout Marker Layer

Category: Custom IC Design

By Karimeldeen

$usertype
•
updated over 2 years ago by RobMan

1 replies • 6452 views
Discussion

Help on creating layout for a symmetric circuit by stitching two "half-layout"

Category: Custom IC Design

By A1vis

$usertype
•
updated over 2 years ago by A1vis

2 replies • 2156 views
Discussion

Non satisfying KCL equation for virtuoso simulation operating point

Category: Custom IC Design

By SMaxwell

$usertype
•
updated over 2 years ago by SMaxwell

15 replies • 13099 views
Discussion

Is there a way to set the net name as variable in a schematic?

Category: Custom IC Design

By grooo

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 6071 views
Discussion

Is there any difference using Calibre and Spectre view to run simulation with parasitic?

Category: Custom IC Design

By Leo66

$usertype
•
updated over 2 years ago by Leo66

2 replies • 9057 views
Discussion

ParaViwe from EMX GUI 6.3 issue

Category: Custom IC Design

By NewScreenName

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 7000 views
Discussion

Condition of using Create Maestro Plotting Template

Category: Custom IC Design

By SimbaG

$usertype
•
updated over 2 years ago by Andrew Beckett

8 replies • 9266 views
Discussion

OP annotation of expression that evaluates voltages of terminals' nets.

Category: Custom IC Design

By Denis NXP

$usertype
•
started over 2 years ago

0 replies • 598 views
Discussion

Unable to figure out the following error: "xmelab: *E,NOUNIT"

Category: Custom IC Design

By akaraguppi

$usertype
•
updated over 2 years ago by akaraguppi

1 replies • 3001 views
Discussion

Could not be opened for writing (Permission denied on library).

Category: Custom IC Design

By sanGup30

$usertype
•
started over 2 years ago

0 replies • 6521 views
Discussion

Print statement is being ignored by spectre

Category: Custom IC Design

By ho2020

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 6480 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.