Custom IC Design

Latest Posts

Discussion

View list and Stop list in Cadence PVS

Category: Custom IC Design

By thiruvenkata

$usertype
•
updated 9 months ago by ilyaF

4 replies • 3316 views
Discussion

Hierarchical LVS Issues or how to deal with LVS hierarchy

Category: Custom IC Design

By spatz

$usertype
•
updated 9 months ago by RobMan

3 replies • 3410 views
Discussion

Different PSS and Pnoise result with different Fund and sample_ratio settings

Category: Custom IC Design

By YutaoLiu

$usertype
•
started 9 months ago

0 replies • 2210 views
Discussion

The tran+stb simulation phase curve declines from -150 degree

Category: Custom IC Design

By liangqunshan

$usertype
•
updated 9 months ago by liangqunshan

1 replies • 683 views
Discussion

Check and Asserts in Monte-Carlo

Category: Custom IC Design

By lagoud

$usertype
•
updated 9 months ago by KV202505288952

5 replies • 4267 views
Discussion

"DrgEnb" of techDisplays class in Virtuoso Techfile IC5.1 & IC6.1

Category: Custom IC Design

By MC202505188948

$usertype
•
updated 9 months ago by Andrew Beckett

1 replies • 517 views
Discussion

2D Sweep in Spectre Netlist

Category: Custom IC Design

By KC202505278026

$usertype
•
updated 9 months ago by KC202505278026

2 replies • 2755 views
Discussion

Cadence LVS Error in the Schematic vs Layout

Category: Custom IC Design

By ranaya

$usertype
•
updated 9 months ago by ranaya

2 replies • 2864 views
Discussion

Spectre out.cluttered with Start ADE session ID messages

Category: Custom IC Design

By unSkilled

$usertype
•
updated 9 months ago by unSkilled

2 replies • 2689 views
Discussion

PSS+PNoise with voltage source noise and device noise

Category: Custom IC Design

By YutaoLiu

$usertype
•
started 9 months ago

0 replies • 513 views
Discussion

Issue with Level=3 MOS model in Spectre

Category: Custom IC Design

By milind123

$usertype
•
updated 9 months ago by milind123

16 replies • 5351 views
Discussion

Cross-hierarchy control of node voltage？

Category: Custom IC Design

By dogman4

$usertype
•
updated 9 months ago by dogman4

2 replies • 2650 views
Discussion

When I was liberating a DFF cell that has three outputs {Q QN Q1},I get the trouble

Category: Custom IC Design

By TH20240830782

$usertype
•
updated 9 months ago by Guangjun Cao

1 replies • 679 views
Discussion

2 tests sim with different temperature

Category: Custom IC Design

By dogman4

$usertype
•
updated 9 months ago by dogman4

2 replies • 2722 views
Discussion

The spec of adexl

Category: Custom IC Design

By dogman4

$usertype
•
updated 10 months ago by dogman4

3 replies • 3015 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.