Custom IC Design

Latest Posts

Discussion

ADEXL netlist genration error (ADEXL-5025）

Category: Custom IC Design

By LIUYI
•
updated over 2 years ago by LIUYI

2 replies • 7613 views
Discussion

Maestro Run Statistics - not working

Category: Custom IC Design

By firebolt
•
updated over 2 years ago by firebolt

2 replies • 1609 views
Discussion

How to edit scs files. I want to add this equation ueff=u0*(sigma*pi)to the ne. scs file in bsim3v3

Category: Custom IC Design

By hahaismyfriend
•
updated over 2 years ago by Andrew Beckett

1 replies • 1422 views
Discussion

Maestro - customizing default ouptut save options

Category: Custom IC Design

By firebolt
•
updated over 2 years ago by firebolt

5 replies • 3599 views
Discussion

How to set 'icon' on gui window in skill

Category: Custom IC Design

By shane park
•
updated over 2 years ago by Andrew Beckett

1 replies • 1750 views
Discussion

Adexl - max jobs not exceeding limit 100

Category: Custom IC Design

By firebolt
•
updated over 2 years ago by firebolt

6 replies • 3862 views
Discussion

cadence simulation in digital IC design

Category: Custom IC Design

By blossom
•
updated over 2 years ago by blossom

2 replies • 7598 views
Discussion

ADE Explorer Message 2110

Category: Custom IC Design

By AndyChen5168
•
updated over 2 years ago by AndyChen5168

2 replies • 8929 views
Discussion

does PAC sim cover transfer function on carrier itself

Category: Custom IC Design

By Karev11
•
started over 2 years ago

0 replies • 5949 views
Discussion

how i can set dcdampsol

Category: Custom IC Design

By sjwprcker
•
updated over 2 years ago by Andrew Beckett

2 replies • 6821 views
Discussion

PSS ANALYSİS

Category: Custom IC Design

By abdurrahman0234
•
updated over 2 years ago by abdurrahman0234

2 replies • 1095 views
Discussion

Plot the results of only one test in ADE Assembler

Category: Custom IC Design

By Zol
•
updated over 2 years ago by Andrew Beckett

2 replies • 6558 views
Discussion

Ignoring error CMI-2420

Category: Custom IC Design

By heymor
•
updated over 2 years ago by Andrew Beckett

1 replies • 6567 views
Discussion

Assura LVS shows "n_psub_StampErrorMult" error

Category: Custom IC Design

By AdeelAnwar
•
updated over 2 years ago by Andrew Beckett

1 replies • 1354 views
Discussion

VCO phase noise modeling using a transient noise simulation

Category: Custom IC Design

By asrf
•
updated over 2 years ago by Andrew Beckett

32 replies • 21499 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.