Custom IC Design

Latest Posts

Discussion

ICS6.1.7-64b.78 gravity and cross cursor

Category: Custom IC Design

By RVERP

$usertype
•
updated over 8 years ago by RVERP

6 replies • 15272 views
Discussion

Error message: port cannot be drained

Category: Custom IC Design

By PatrikOsgnach

$usertype
•
updated over 8 years ago by PatrikOsgnach

1 replies • 14211 views
Discussion

Selection of non-visible object

Category: Custom IC Design

By robdohanyos

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 14632 views
Discussion

How to add Pwr sensitivity to a bus

Category: Custom IC Design

By mbugbee

$usertype
•
updated over 8 years ago by Andrew Beckett

2 replies • 13745 views
Discussion

Search Form creation What field should be used ?

Category: Custom IC Design

By JackPro

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13224 views
Discussion

determine the simulation time of compact model in verilog-A

Category: Custom IC Design

By samer1

$usertype
•
updated over 8 years ago by samer1

3 replies • 14362 views
Discussion

VPRBS Source

Category: Custom IC Design

By BrJaWr

$usertype
•
updated over 8 years ago by chanakaya

1 replies • 20631 views
Discussion

PWM-ASK modulated input to Envelop Detector

Category: Custom IC Design

By bharshitha

$usertype
•
updated over 8 years ago by bharshitha

2 replies • 14501 views
Discussion

DRD halo shape

Category: Custom IC Design

By Eduardas

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13279 views
Discussion

How to change DRD halo shape from rounded corners to rectangle?

Category: Custom IC Design

By Eduardas

$usertype
•
updated over 8 years ago by Andrew Beckett

1 replies • 13582 views
Discussion

how to get LSW in IC6.1.6-64b

Category: Custom IC Design

By GirishBS181

$usertype
•
updated over 8 years ago by GirishBS181

2 replies • 13603 views
Discussion

problem with highlighting LVS/DRC error from Calibre RVE

Category: Custom IC Design

By Sampatcharu

$usertype
•
updated over 8 years ago by Sampatcharu

2 replies • 3708 views
Discussion

howto disable port-order check for vmsUpdateCellViews ?

Category: Custom IC Design

By Emulator

$usertype
•
started over 8 years ago

0 replies • 13156 views
Discussion

Assura Omits Cell Pins During Schematic Netlisting

Category: Custom IC Design

By jschmitz

$usertype
•
updated over 8 years ago by jschmitz

1 replies • 13202 views
Discussion

ADEXL & Ocean Scripts

Category: Custom IC Design

By MarkusK

$usertype
•
started over 8 years ago

0 replies • 639 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.