Custom IC Design

Latest Posts

Discussion

layout migration

Category: Custom IC Design

By rafaelon

$usertype
•
updated over 9 years ago by ColinSutlieff

1 replies • 14976 views
Discussion

ERROR (SFE-23): "input.scs" 14: N0 is an instance of an undefined model nmos. Tried by adding simulator lang=spice in the first line of the model file

Category: Custom IC Design

By saikishore

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 6308 views
Discussion

Problem in calculation of Power dissipation

Category: Custom IC Design

By raghavendra ks

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14128 views
Discussion

What's the difference between gate level extraction and transistor level extraction in Calibre xRC tool.

Category: Custom IC Design

By Biasing

$usertype
•
updated over 9 years ago by Biasing

2 replies • 11496 views
Discussion

How do you annotate region of operation for NMOS transistors in Cadence Virtuoso?

Category: Custom IC Design

By ocho

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 23141 views
Discussion

Assura LVS Error (Execution Terminated)

Category: Custom IC Design

By Sattar72

$usertype
•
updated over 9 years ago by Andrew Beckett

7 replies • 18365 views
Discussion

How to find the mobility of mos in 45nm technology library

Category: Custom IC Design

By vinod joshi

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 20792 views
Discussion

How to simulate initial condition for post-layout simulation?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14409 views
Discussion

Problem in Monte Carlo with XPS MS

Category: Custom IC Design

By rsashwinkumar

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14301 views
Discussion

Simulate all possible value of a MOSFET threshold voltage

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by BaaB

4 replies • 14748 views
Discussion

How to parameterize a string parameter in ADE XL?

Category: Custom IC Design

By rickyuexu

$usertype
•
started over 9 years ago

0 replies • 13607 views
Discussion

Assura QRC Error

Category: Custom IC Design

By sdineshkumar

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 16063 views
Discussion

select master cell in ADEXL

Category: Custom IC Design

By Clidre

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13038 views
Discussion

Extracting Interconnect Parameters

Category: Custom IC Design

By rafaelon

$usertype
•
updated over 9 years ago by rafaelon

2 replies • 13418 views
Discussion

Error during the RC extraction using 45 nm technology

Category: Custom IC Design

By vinod joshi

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 13357 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.