Custom IC Design

Latest Posts

Discussion

implement noise behavior of transistor in spice code in spectre

Category: Custom IC Design

By Bo Yu

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 13127 views
Discussion

CCCS - controlling element not available

Category: Custom IC Design

By shlomo34

$usertype
•
updated over 4 years ago by shlomo34

4 replies • 3817 views
Discussion

Built-in aging model in TSMC PDK

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 4845 views
Discussion

ADE XL Monte Carlo analysis: statistical results are not available

Category: Custom IC Design

By Mike Tian

$usertype
•
updated over 4 years ago by KhanAmir

25 replies • 31147 views
Discussion

Reading IC5033 schematic in IC6.1.6 ?

Category: Custom IC Design

By Anon481

$usertype
•
updated over 4 years ago by Andrew Beckett

4 replies • 11700 views
Discussion

Dac verilog ams output FFT plot issue

Category: Custom IC Design

By sidm

$usertype
•
updated over 4 years ago by sidm

9 replies • 13676 views
Discussion

Instancing schematics in veriloga (or any other analog HDL)

Category: Custom IC Design

By BillH314

$usertype
•
started over 4 years ago

0 replies • 10610 views
Discussion

issue with extracted s parameter from EMX intergrand

Category: Custom IC Design

By tawsaras

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11613 views
Discussion

How can I solve ERROR (SFE-23) at my circuit simulaton?

Category: Custom IC Design

By yysunj

$usertype
•
updated over 4 years ago by yysunj

8 replies • 21076 views
Discussion

About DC op point and DC sweep

Category: Custom IC Design

By ichiro

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 11386 views
Discussion

How to store all actual values into layout cells

Category: Custom IC Design

By leok

$usertype
•
started over 4 years ago

0 replies • 10447 views
Discussion

Problem defining REGION plot with DCsweep in ADE EXPLORER

Category: Custom IC Design

By robert 21

$usertype
•
started over 4 years ago

0 replies • 10353 views
Discussion

What does "Drain diffusion res squares, Source diffusion res squares, estimated operating region, thermal resistance, num of segments, and thermal capacitance" mean in analogLib's ntft?

Category: Custom IC Design

By yysunj

$usertype
•
updated over 4 years ago by yysunj

5 replies • 3627 views
Discussion

How can I get equivalent circuit of BSIM-BULK model

Category: Custom IC Design

By yysunj

$usertype
•
updated over 4 years ago by yysunj

5 replies • 12989 views
Discussion

Simulation is getting stuck when running AMS simulation with SimVision

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 4 years ago by RFStuff

2 replies • 12614 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.