Custom IC Design

Latest Posts

Discussion

Output expressions containing variables and parameters not executed when using ADE XL

Category: Custom IC Design

By Chevelle70

$usertype
•
updated over 5 years ago by Andrew Beckett

6 replies • 21863 views
Discussion

Mark Net in Virtuoso-L

Category: Custom IC Design

By threepwood06

$usertype
•
updated over 5 years ago by threepwood06

11 replies • 22258 views
Discussion

VMT

Category: Custom IC Design

By sidm

$usertype
•
updated over 5 years ago by Andrew Beckett

5 replies • 13799 views
Discussion

What is the range and type of number that spectre m factor can legally take?

Category: Custom IC Design

By LDIL

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 12952 views
Discussion

Stability analysis Phase margin and loop gain

Category: Custom IC Design

By RakeshPRG

$usertype
•
updated over 5 years ago by RakeshPRG

4 replies • 26877 views
Discussion

Choosing XF Magnitude of supply when measuring supply noise

Category: Custom IC Design

By david73

$usertype
•
updated over 5 years ago by david73

2 replies • 14791 views
Discussion

Is there a simple way of converting a schematic to an s-parameter model?

Category: Custom IC Design

By MatthewLove

$usertype
•
updated over 5 years ago by MatthewLove

2 replies • 13487 views
Discussion

Simulating IBIS Model using Spectre

Category: Custom IC Design

By cADEUser

$usertype
•
updated over 5 years ago by Andrew Beckett

6 replies • 17980 views
Discussion

Delay Degradation vs Glitch Peak Criteria for Constraint Measurement in Cadence Liberate

Category: Custom IC Design

By anurans

$usertype
•
updated over 5 years ago by Guangjun Cao

5 replies • 14916 views
Discussion

ERROR (OSSGLD-18): and not able to run simulation

Category: Custom IC Design

By cADEUser

$usertype
•
updated over 5 years ago by cADEUser

10 replies • 17720 views
Discussion

Verilog-A control of temperature?

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 5 years ago by drdanmc

2 replies • 15812 views
Discussion

. dot vs / slash when saving signals in Ocean

Category: Custom IC Design

By zaratustra

$usertype
•
updated over 5 years ago by zaratustra

2 replies • 13704 views
Discussion

Different Extracted Capacitance Values of the Same MOM Cap Structures Obtained from Quantus QRC Filed Solver

Category: Custom IC Design

By baltacican87

$usertype
•
updated over 5 years ago by Frank Wiedmann

3 replies • 15063 views
Discussion

Help!!, Spectre error: Illegal library definition found in netlist for TSMC 180nm

Category: Custom IC Design

By Omar Alngar

$usertype
•
updated over 5 years ago by Omar Alngar

2 replies • 16177 views
Discussion

Wrong Constraint Values in Sequential Cell Characterization

Category: Custom IC Design

By anurans

$usertype
•
updated over 5 years ago by anurans

6 replies • 15157 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.