Custom IC Design

Latest Posts

Discussion

LVS issues with Hierarchy

Category: Custom IC Design

By aarthymani

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 15314 views
Discussion

Autostop AMS simulation when specific digital goes high

Category: Custom IC Design

By Nasser Arif

$usertype
•
updated over 6 years ago by Saloni Chhabra

1 replies • 13722 views
Discussion

Working with schematics on a white background

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 6 years ago by CADcasualty

4 replies • 18366 views
Discussion

How to recognise .GLOBAL statements from CDL models within AMS

Category: Custom IC Design

By FormerMember

$usertype
•
started over 6 years ago

0 replies • 890 views
Discussion

Plot noise voltages for more than one node

Category: Custom IC Design

By HoWei

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 15191 views
Discussion

error in checking lvs test with calibre tool in cadence ic

Category: Custom IC Design

By davidspen

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13225 views
Discussion

Parametric analysis in ADE-XL

Category: Custom IC Design

By archive

$usertype
•
updated over 6 years ago by Andrew Beckett

12 replies • 25331 views
Discussion

PSS shooting with s-parameter file

Category: Custom IC Design

By SteveRFIC

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 16456 views
Discussion

Computer specifications for Cadence Virtuoso

Category: Custom IC Design

By MohsenShah

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 20200 views
Discussion

Retaining Pcell and Via Library Reference while Streaming in the GDS

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 762 views
Discussion

hierarchy info for each fet in the design

Category: Custom IC Design

By SatendraMaurya

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 13314 views
Discussion

running aging simulation with different bias voltage and temp over time

Category: Custom IC Design

By Nasser Arif

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 14062 views
Discussion

Schematic Pcell : internal node probing

Category: Custom IC Design

By mihirDesai

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 14840 views
Discussion

layout of MIMCAPS_MM capacitor in virtuoso 6.1.5

Category: Custom IC Design

By pratibhads2805

$usertype
•
updated over 7 years ago by Andrew Beckett

6 replies • 21625 views
Discussion

Is there the ability to check in an ADE Assembler license outside of the License manager?

Category: Custom IC Design

By brianjreed

$usertype
•
updated over 7 years ago by brianjreed

2 replies • 14029 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.