Custom IC Design

Latest Posts

Discussion

layoutXL Gen from source doesn't give correct sizes.

Category: Custom IC Design

By MarkTown

$usertype
•
updated over 13 years ago by Andrew Beckett

13 replies • 5701 views
Discussion

Manually writing Netlist files using OCEAN

Category: Custom IC Design

By shubhmoy

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 13452 views
Discussion

How to auto-manage spectre turbo

Category: Custom IC Design

By jugemu1234

$usertype
•
updated over 13 years ago by Andrew Beckett

7 replies • 16743 views
Discussion

How to modify pin label property when I create it by skill

Category: Custom IC Design

By bobbygang

$usertype
•
updated over 13 years ago by bobbygang

4 replies • 14509 views
Discussion

Not saving nets in a block

Category: Custom IC Design

By opOiOqo

$usertype
•
updated over 13 years ago by opOiOqo

2 replies • 13451 views
Discussion

How to use the xf and ac analyses?

Category: Custom IC Design

By SGGS

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 17708 views
Discussion

node capacitance

Category: Custom IC Design

By imagesensor123

$usertype
•
started over 13 years ago

0 replies • 13000 views
Discussion

Is it possible to avoid giving a values for capGround or groundNets options for every single cell in Assura QRC?

Category: Custom IC Design

By shushan

$usertype
•
started over 13 years ago

0 replies • 12627 views
Discussion

What does the function spcInputDim do in the mos.callback

Category: Custom IC Design

By MarkTown

$usertype
•
updated over 13 years ago by MarkTown

2 replies • 13053 views
Discussion

how to let cadence start a simulation at certain time

Category: Custom IC Design

By loon

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 14853 views
Discussion

How to know the VTh of gpdk tech

Category: Custom IC Design

By Muffassir

$usertype
•
started over 13 years ago

0 replies • 13143 views
Discussion

cannot get the VTC curve of the inverter..

Category: Custom IC Design

By SGGS

$usertype
•
started over 13 years ago

0 replies • 14045 views
Discussion

Bug during mixed-extracted view building.

Category: Custom IC Design

By isazulkc

$usertype
•
started over 13 years ago

0 replies • 12592 views
Discussion

ADE Save State Default Name

Category: Custom IC Design

By oliverking

$usertype
•
updated over 13 years ago by oliverking

2 replies • 13544 views
Discussion

assura lvs with SYNTAX ERROR

Category: Custom IC Design

By lindawilliam

$usertype
•
updated over 13 years ago by kamit

2 replies • 13684 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.