Custom IC Design

Latest Posts

Discussion

Spectre 16775 Warning

Category: Custom IC Design

By DeepaMohan

$usertype
•
updated over 3 years ago by DeepaMohan

4 replies • 10174 views
Discussion

Is it possible to do this in VerilogA?

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 3 years ago by Svilen64

11 replies • 13247 views
Discussion

Issue in accessing PSF directory with ocean script.

Category: Custom IC Design

By dskang

$usertype
•
updated over 3 years ago by FormerMember

2 replies • 10542 views
Discussion

Violations display in ADE L

Category: Custom IC Design

By FabioDiFazio

$usertype
•
updated over 3 years ago by FabioDiFazio

2 replies • 10591 views
Discussion

bandwidth function in Virtuoso calculator

Category: Custom IC Design

By sidm

$usertype
•
updated over 3 years ago by sidm

2 replies • 17025 views
Discussion

Using existing maestro view

Category: Custom IC Design

By sidm

$usertype
•
updated over 3 years ago by sidm

4 replies • 12119 views
Discussion

OCEAN

Category: Custom IC Design

By IC clown

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 9928 views
Discussion

some questions about pz analysis

Category: Custom IC Design

By zuiying

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 13050 views
Discussion

plotting Smith charts

Category: Custom IC Design

By dzakharian

$usertype
•
updated over 3 years ago by Andrew Beckett

15 replies • 26073 views
Discussion

How does the correlation constraint "cc" affect the correlation of mismatch parameters

Category: Custom IC Design

By Matthew CG

$usertype
•
updated over 3 years ago by Matthew CG

2 replies • 2182 views
Discussion

Models for components in sample lib

Category: Custom IC Design

By sidm

$usertype
•
updated over 3 years ago by sidm

6 replies • 11802 views
Discussion

Change default increment of deriv

Category: Custom IC Design

By Holz

$usertype
•
updated over 3 years ago by FormerMember

5 replies • 10646 views
Discussion

How can I import verilog-A (.va) file in the cadence virtuoso?

Category: Custom IC Design

By yysunj

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10278 views
Discussion

PLL reference model for PSS+PNOISE

Category: Custom IC Design

By HoWei

$usertype
•
updated over 3 years ago by FormerMember

5 replies • 4014 views
Discussion

Maestro - use other output as spec value.

Category: Custom IC Design

By JeyJey

$usertype
•
updated over 3 years ago by JeyJey

6 replies • 4346 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.