Custom IC Design

Latest Posts

Discussion

Set ViVa subwindow size using SKILL

Category: Custom IC Design

By Brad RFeng

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 8292 views
Discussion

'while' control flow for large simulation sweep in maestro run plan

Category: Custom IC Design

By cdnspg

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 911 views
Discussion

Kind of tkdiff on schematics?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by FormerMember

5 replies • 9651 views
Discussion

ERROR (OSSHNL-524) - Nport

Category: Custom IC Design

By HnArd

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 2244 views
Discussion

Importing stream files in Virtuoso Custom IC Design Environment IC6.1.7-64b

Category: Custom IC Design

By jlas

$usertype
•
started over 3 years ago

0 replies • 7432 views
Discussion

calcVal function referring a curve

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 8528 views
Discussion

How to get all blocking layers touching a Pcell from inside Pcell code

Category: Custom IC Design

By sfiswoo

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 7385 views
Discussion

Override a VerilogA parameters module while in tran Analysis.

Category: Custom IC Design

By Omar Ghazal

$usertype
•
started over 3 years ago

0 replies • 7276 views
Discussion

fix RC corner

Category: Custom IC Design

By san2696

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 7640 views
Discussion

Maestro expressions in yellow

Category: Custom IC Design

By david73

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8798 views
Discussion

Maximum value achieved

Category: Custom IC Design

By ishah

$usertype
•
updated over 3 years ago by ishah

4 replies • 9074 views
Discussion

Simulation on design series

Category: Custom IC Design

By Martinsh

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 8007 views
Discussion

single-sided vs double-sided noise in noise upconversion

Category: Custom IC Design

By StanleyChe

$usertype
•
updated over 3 years ago by FormerMember

3 replies • 9532 views
Discussion

stb analysis after tran -any options required?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by kenc184

2 replies • 2826 views
Discussion

How to see and get rid of design variables attached to cell schematic?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

9 replies • 13270 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.