Custom IC Design

Latest Posts

Discussion

unwanted symbol instance in the layout

Category: Custom IC Design

By William Woo

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 11982 views
Discussion

Importing Verilog-A code

Category: Custom IC Design

By Hosseineslahi7

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13525 views
Discussion

Spectre stopping on symbol

Category: Custom IC Design

By Justin S

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 12732 views
Discussion

Error during Monte Carlo stimulation

Category: Custom IC Design

By vvdb

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 13576 views
Discussion

A problem with ports mismatch in LVS

Category: Custom IC Design

By Hamid67

$usertype
•
updated over 5 years ago by Hamid67

7 replies • 28152 views
Discussion

Cadence Virtuoso Technology Files and Libraries

Category: Custom IC Design

By Ozan23

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 21601 views
Discussion

Error During Using calcVal for Calibration and Performing Temperature Sweep

Category: Custom IC Design

By baltacican87

$usertype
•
updated over 5 years ago by Andrew Beckett

5 replies • 24401 views
Discussion

Defining viva background color changed from IC6.1.7 to 6.1.8?

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 5 years ago by CADcasualty

2 replies • 18982 views
Discussion

How to handle XL compliance and LVS reduction together

Category: Custom IC Design

By Suryansh Singh

$usertype
•
started over 5 years ago

0 replies • 12797 views
Discussion

export snp s parameter from multiple conditions in ADE explorer

Category: Custom IC Design

By Jay Yang

$usertype
•
started over 5 years ago

0 replies • 12267 views
Discussion

Different results between PSS and Transient Simulation when using NPORT (EMX)

Category: Custom IC Design

By youckgab

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 15125 views
Discussion

Annotation does not work however, Print DC operating point works fine - ISSUE

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 5 years ago by Avinash Murugesan

6 replies • 7843 views
Discussion

Re: Extracting device Vgb,Vsb,Vdb info from 'tranOp ??

Category: Custom IC Design

By npamd

$usertype
•
updated over 5 years ago by Andrew Beckett

8 replies • 4092 views
Discussion

Difference in result with BSIM and PSP models

Category: Custom IC Design

By engrvip

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13656 views
Discussion

Unable to change diode parameters when importing the CDL netlist

Category: Custom IC Design

By OrangeHalo

$usertype
•
updated over 5 years ago by Quek

8 replies • 17995 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.