Custom IC Design

Latest Posts

Discussion

Is there a way to customize the netlist fom subckt netlister(like ansCdlSubcktCall and ansCdlSubcktCallExtended)?

Category: Custom IC Design

By zssfred

$usertype
•
updated over 6 years ago by zssfred

6 replies • 2019 views
Discussion

Exporting the waveforms from Cadence ADE to plot it in Mathlab

Category: Custom IC Design

By NorNand

$usertype
•
updated over 6 years ago by NorNand

2 replies • 15128 views
Discussion

It seems auCdlPutMathExprInSingleQuotes only works for subckt netlister(like ansCdlSubcktCall and ansCdlSubcktCallExtended) not for instance netlister(like ansCdlHnlPrintInst). Is it possible to make it happen too?

Category: Custom IC Design

By zssfred

$usertype
•
updated over 6 years ago by zssfred

4 replies • 1331 views
Discussion

what is the difference between "parseAsCEL no" and "parseAsCEL don't use"?

Category: Custom IC Design

By zssfred

$usertype
•
updated over 6 years ago by zssfred

4 replies • 2189 views
Discussion

Virtuoso 6.1.8 plotted expressions in VIVA do not fit to evaluated expressions in assembler

Category: Custom IC Design

By Michael H

$usertype
•
updated over 6 years ago by Michael H

2 replies • 14797 views
Discussion

Library manager shows layout cell is checked out BUT there are no lock files in the directory path.

Category: Custom IC Design

By MGoodlett

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 16733 views
Discussion

launching ModGen in Cadence virtuoso Layout editor

Category: Custom IC Design

By NorNand

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 14447 views
Discussion

Which virtuoso version is more recent, IC 6.1.7-64b or IC 6.1.7.500.17 ?

Category: Custom IC Design

By Marben

$usertype
•
updated over 6 years ago by Marben

6 replies • 19157 views
Discussion

icfb (Ver. 5.1.0) failed to start with openLDAP authentication enabled

Category: Custom IC Design

By rfvlsilab

$usertype
•
updated over 6 years ago by pyohayo

11 replies • 20115 views
Discussion

Terminal in CDF termOder is invalid (CDL netlist)

Category: Custom IC Design

By PatrikOsgnach

$usertype
•
updated over 6 years ago by PatrikOsgnach

6 replies • 17635 views
Discussion

Parameterizing model section

Category: Custom IC Design

By NickA

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13279 views
Discussion

Is there any shortcut, bindkey to bring up CIW window quickly?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 6 years ago by Andrew Beckett

5 replies • 14891 views
Discussion

License wait limit for schematic netlisting commands

Category: Custom IC Design

By MOSFET

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13636 views
Discussion

Simulation crashed - Killed by user

Category: Custom IC Design

By BaaB

$usertype
•
updated over 6 years ago by Dimitra Papazoglou

5 replies • 4038 views
Discussion

Direct Plot then Transient Signal stop updating after some time

Category: Custom IC Design

By BaaB

$usertype
•
updated over 6 years ago by Andrew Beckett

5 replies • 15614 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.