Custom IC Design

Latest Posts

Discussion

Not able to see 'gm' in results browser

Category: Custom IC Design

By GA202409046014
•
updated 11 months ago by GA202409046014

8 replies • 1547 views
Discussion

prerun, reading temperature value(s) set in Maestro

Category: Custom IC Design

By Aldo3
•
updated 11 months ago by Aldo3

2 replies • 708 views
Discussion

Blank window when trying Y vs Y or waveWave() for plotting.

Category: Custom IC Design

By Nodes
•
updated 11 months ago by Andrew Beckett

2 replies • 2931 views
Discussion

Command line option to open checkin/checkout gui of cell

Category: Custom IC Design

By SimhanAnalog
•
updated 11 months ago by SimhanAnalog

1 replies • 731 views
Discussion

Combining Histograms of Multiple Tests

Category: Custom IC Design

By HongJian
•
started 11 months ago

0 replies • 2455 views
Discussion

Maestro - get instant value of net for delay measurement

Category: Custom IC Design

By firebolt3
•
updated over 1 year ago by firebolt3

2 replies • 650 views
Discussion

SKILL Function to Get File Path of the Top Schematic Instance

Category: Custom IC Design

By sgcad
•
updated over 1 year ago by sgcad

8 replies • 4059 views
Discussion

Generating input of schematic in cadence virtuoso using verilog.

Category: Custom IC Design

By AK202409055824
•
started over 1 year ago

0 replies • 2401 views
Discussion

GminDC and Bad Pivoting Errors Detected During the DC Analysis

Category: Custom IC Design

By ranaya
•
started over 1 year ago

0 replies • 2538 views
Discussion

Text to Symbol generator (TSG) and how to convert .slib (liberty format from Synopsis)

Category: Custom IC Design

By Binhngo1210
•
updated over 1 year ago by Binhngo1210

2 replies • 3478 views
Discussion

Transient simulation missed important points.

Category: Custom IC Design

By JeyJey
•
updated over 1 year ago by Andrew Beckett

6 replies • 3405 views
Discussion

CMOS OPAMP Design

Category: Custom IC Design

By JA202409027521
•
updated over 1 year ago by Andrew Beckett

1 replies • 2558 views
Discussion

Stopping Layout XL from re-arranging windows

Category: Custom IC Design

By AM202408156233
•
updated over 1 year ago by AM202408156233

2 replies • 2768 views
Discussion

One simulation with different conditions for 2 blocks.

Category: Custom IC Design

By JeyJey
•
started over 1 year ago

0 replies • 2327 views
Discussion

reuse PSS results to run standalone Pnoise

Category: Custom IC Design

By SteveRFIC
•
updated over 1 year ago by JankoK

1 replies • 2963 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.