Custom IC Design

Latest Posts

Discussion

Strange sharp rise/fall in stb phase plot

Category: Custom IC Design

By SpiceMonkey

$usertype
•
updated over 3 years ago by SpiceMonkey

4 replies • 3068 views
Discussion

Saving more parameters of MOSFET during transient simulation

Category: Custom IC Design

By dragank

$usertype
•
updated over 3 years ago by dragank

2 replies • 11069 views
Discussion

Transient plot of broken asserts

Category: Custom IC Design

By dragank

$usertype
•
updated over 3 years ago by dragank

2 replies • 9370 views
Discussion

is it possible to pass integer to verilog-a module?

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

2 replies • 11447 views
Discussion

Edge Triggered Current Source

Category: Custom IC Design

By Kevin Buck

$usertype
•
updated over 3 years ago by Kevin Buck

4 replies • 10806 views
Discussion

How cadence generate the "IP Design.XML" file?

Category: Custom IC Design

By huhushuai

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 1888 views
Discussion

speeding up .hb at a certain stage

Category: Custom IC Design

By FredWang

$usertype
•
updated over 3 years ago by FormerMember

6 replies • 11852 views
Discussion

Pin size on CMOS circuit layout design

Category: Custom IC Design

By Senan

$usertype
•
started over 3 years ago

0 replies • 9300 views
Discussion

IC 6.1.7 on RHEL8

Category: Custom IC Design

By ddelrio

$usertype
•
updated over 3 years ago by ddelrio

2 replies • 13454 views
Discussion

About Multi technology simulation

Category: Custom IC Design

By ichiro

$usertype
•
updated over 3 years ago by ichiro

2 replies • 10186 views
Discussion

How to embed waveform setup (.grf) in maestro views? (or: how to propagate .grf files along with their associated cells?)

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 3 years ago by dontpanic

2 replies • 9948 views
Discussion

How to report running time of simulation in adexl?

Category: Custom IC Design

By Holz

$usertype
•
updated over 3 years ago by Holz

1 replies • 9182 views
Discussion

Pspice model of memrister running in Virtuoso

Category: Custom IC Design

By Ranjan Yadav

$usertype
•
updated over 3 years ago by Ranjan Yadav

6 replies • 13996 views
Discussion

Xvfb installation error

Category: Custom IC Design

By sidm

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 12138 views
Discussion

How to merge or hide the metal line from same metal layer in layout?

Category: Custom IC Design

By Firdos

$usertype
•
updated over 3 years ago by Alex Soyer

1 replies • 11218 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.