Custom IC Design

Latest Posts

Discussion

Save current values with a specific time step in Cadence Spectre (SPICE)

Category: Custom IC Design

By NKFET

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6228 views
Discussion

Where are maestro expressions stored? - Trying to recover expressions after a crash.

Category: Custom IC Design

By ilyaF

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 1305 views
Discussion

verilog-a syntax to read a 64-bit binary value from a file

Category: Custom IC Design

By MikeVP

$usertype
•
updated over 2 years ago by MikeVP

2 replies • 7519 views
Discussion

How to run a Monte Carlo simulation while scanning the temperature?

Category: Custom IC Design

By zuiying

$usertype
•
updated over 2 years ago by zuiying

2 replies • 7260 views
Discussion

MAESTRO: Print -> DC operating point gives out different operating points for different MOSFETs in the design

Category: Custom IC Design

By akaraguppi

$usertype
•
updated over 2 years ago by akaraguppi

4 replies • 3248 views
Discussion

Setting xSnapSpacing and ySnapSpacing in .cdsenv not taking effect

Category: Custom IC Design

By dr3patel

$usertype
•
updated over 2 years ago by dr3patel

4 replies • 7199 views
Discussion

How to do parametric analysis in maestro

Category: Custom IC Design

By designPMT

$usertype
•
updated over 2 years ago by ShawnLogan

1 replies • 7766 views
Discussion

How to set in ADE the width of the Spectre netlist file?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 2 years ago by Andrew Beckett

7 replies • 8189 views
Discussion

Syntax in ADE output expression for finding the minimum of two or more numbers

Category: Custom IC Design

By yxie

$usertype
•
updated over 2 years ago by yxie

3 replies • 8255 views
Discussion

Evaluating Outputs For Running ADE Assembler/Explorer Simulations

Category: Custom IC Design

By llamaspydog

$usertype
•
updated over 2 years ago by Andrew Beckett

5 replies • 3102 views
Discussion

Regarding MOSFET size problem ("Edit Instance Properties") in new PDK installation

Category: Custom IC Design

By Gabru

$usertype
•
updated over 2 years ago by 2sc3357

5 replies • 3951 views
Discussion

Filtering out points in Monte-Carlo post processing?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6561 views
Discussion

How to let VSR or ride to route all term(S/D) not just one Source or Drain ?

Category: Custom IC Design

By Charley Chen

$usertype
•
updated over 2 years ago by Charley Chen

7 replies • 2355 views
Discussion

Unable to see the commands on CIW window.

Category: Custom IC Design

By Arokia

$usertype
•
updated over 2 years ago by Arokia

2 replies • 6520 views
Discussion

Making IC6.1.7 run on RHEL8

Category: Custom IC Design

By MtHopper

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 9057 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.