Custom IC Design

Latest Posts

Discussion

Question on Sampled (JItter) PNoise analysis

Category: Custom IC Design

By YutaoLiu
•
updated over 4 years ago by FormerMember

1 replies • 13100 views
Discussion

How to get a value as an output to an expression

Category: Custom IC Design

By paulinho
•
updated over 4 years ago by FormerMember

2 replies • 13557 views
Discussion

Plotting A Line Graph Across Design Points in ACTIMES Tran

Category: Custom IC Design

By Le Rouret
•
updated over 4 years ago by Le Rouret

2 replies • 11687 views
Discussion

How can I add suffix for subcircuit with $ in cdl netlist

Category: Custom IC Design

By morrris
•
started over 4 years ago

0 replies • 10494 views
Discussion

How can I create this switch at cadence virtuoso?

Category: Custom IC Design

By yysunj
•
updated over 4 years ago by Andrew Beckett

1 replies • 12959 views
Discussion

How can I generate this repeating pulse?

Category: Custom IC Design

By yysunj
•
updated over 4 years ago by yysunj

4 replies • 13011 views
Discussion

How to remove highlight after DRC check in IC Layout design

Category: Custom IC Design

By Senan
•
updated over 4 years ago by Andrew Beckett

5 replies • 13468 views
Discussion

Getting the wellpin in lef using abstract

Category: Custom IC Design

By djknight
•
updated over 4 years ago by Andrew Beckett

1 replies • 10406 views
Discussion

preparation for verifying large blocks

Category: Custom IC Design

By ichiro
•
updated over 4 years ago by FormerMember

8 replies • 12694 views
Discussion

passing variable number of params in spectre subckt call?

Category: Custom IC Design

By smikes
•
updated over 4 years ago by Andrew Beckett

1 replies • 11245 views
Discussion

Cadence Abstract DLNOLK : Failed to get exclusive lock

Category: Custom IC Design

By anurans
•
updated over 4 years ago by Andrew Beckett

1 replies • 11422 views
Discussion

ADE Assembler: variable values with leading zeros interpreted as octal in ICADVM20.1

Category: Custom IC Design

By dontpanic
•
updated over 4 years ago by Andrew Beckett

6 replies • 12413 views
Discussion

What's the bindkey command for ascend to top level on Cadence?

Category: Custom IC Design

By venkmanbuster
•
updated over 4 years ago by Andrew Beckett

6 replies • 6435 views
Discussion

create a copy of device library, some parameters' limitCheck failed....

Category: Custom IC Design

By ringamp
•
updated over 4 years ago by Andrew Beckett

3 replies • 1194 views
Discussion

Getting Flat Outputs while implementing a 6 Bit Flash ADC using VerilogA.

Category: Custom IC Design

By Kulmani
•
updated over 4 years ago by Andrew Beckett

10 replies • 14626 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.