Custom IC Design

Latest Posts

Discussion

Specifications problem

Category: Custom IC Design

By gonsays1

$usertype
•
started over 10 years ago

0 replies • 15856 views
Discussion

Store simulator settings in ADE L

Category: Custom IC Design

By itos

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 14755 views
Discussion

Tip of the week: vsource and isource are the only sources you need

Category: Custom IC Design

By archive

$usertype
•
updated over 10 years ago by Andrew Beckett

9 replies • 20809 views
Discussion

How to run LVS without v2lvs

Category: Custom IC Design

By Hypnus

$usertype
•
updated over 10 years ago by Andrew Beckett

4 replies • 16841 views
Discussion

Error while generating LEF file in Abstract

Category: Custom IC Design

By RAO VINAY

$usertype
•
updated over 10 years ago by ColinSutlieff

1 replies • 14858 views
Discussion

layerset(2) issues

Category: Custom IC Design

By rdohanyos99

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 738 views
Discussion

DC run and Transient Response in Cadence ADE

Category: Custom IC Design

By FMRLI

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14562 views
Discussion

Is it safe to ignore the checklimit warnings?

Category: Custom IC Design

By dogrush

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 15389 views
Discussion

Standard Cell Substrate Contacts

Category: Custom IC Design

By Jordan Morris

$usertype
•
updated over 10 years ago by Quek

1 replies • 17337 views
Discussion

Diva and Conic Sides

Category: Custom IC Design

By djca

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14059 views
Discussion

==create Netlist fail for modified av Extracted view==

Category: Custom IC Design

By tomchen

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 15075 views
Discussion

Substrate extraction

Category: Custom IC Design

By Rade

$usertype
•
updated over 10 years ago by fielddev

5 replies • 17013 views
Discussion

Questions on Verilog-XL structural schematic bottom-up flow

Category: Custom IC Design

By Lynks

$usertype
•
started over 10 years ago

0 replies • 13390 views
Discussion

LVS versus physical Verilog from Encounter, Power Node Mismatch

Category: Custom IC Design

By Kabal

$usertype
•
updated over 10 years ago by Hypnus

6 replies • 17532 views
Discussion

Problem Photodiode modelling in Verilog-A

Category: Custom IC Design

By papy07

$usertype
•
updated over 10 years ago by ahmdd

5 replies • 16759 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.