Custom IC Design

Latest Posts

Discussion

Unable to delete a net from schematic

Category: Custom IC Design

By sidm

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 12464 views
Discussion

matching constraint in extracted view simulation

Category: Custom IC Design

By PBWU

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 12995 views
Discussion

How to copy the outputs setup and the Global variables in the mastero into the ade-XL outputs setup and Global variables respectively

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 15635 views
Discussion

Re: WildCard for Spectre Save statement

Category: Custom IC Design

By slim15

$usertype
•
updated over 5 years ago by slim15

2 replies • 14453 views
Discussion

Can you set the schematic annotations simulation results directory remotely via ocean?

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 5 years ago by CADcasualty

5 replies • 13884 views
Discussion

ADE-L: how to add include file without using hard-coded paths

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 5 years ago by FormerMember

3 replies • 15096 views
Discussion

Accounting for physically non equipotential ground pins in LVS

Category: Custom IC Design

By Flat

$usertype
•
updated over 5 years ago by Flat

4 replies • 16032 views
Discussion

GNT library for Virtuoso

Category: Custom IC Design

By kevin998x

$usertype
•
updated over 5 years ago by Frank Wiedmann

3 replies • 13795 views
Discussion

Disable specific instances or nets within a subcell of a testbench

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 5 years ago by Andrew Beckett

4 replies • 9466 views
Discussion

alter option

Category: Custom IC Design

By KOTB

$usertype
•
updated over 5 years ago by KOTB

6 replies • 16503 views
Discussion

Using $table_model in verilogA for finding current for a given temperature

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 5 years ago by RFStuff

2 replies • 13873 views
Discussion

Can Liberate take encrypted spice netlist

Category: Custom IC Design

By KC Lee

$usertype
•
updated over 5 years ago by Guangjun Cao

2 replies • 13891 views
Discussion

staircase function

Category: Custom IC Design

By vvdb

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 17574 views
Discussion

Failed to create netlist when simulating extracted view

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 5 years ago by Andrew Beckett

5 replies • 32266 views
Discussion

How can I hide cell name of components in schematic?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 5 years ago by BaaB

4 replies • 16557 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.