• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    How to set up ADL explorer to run a comparator

    Category: Custom IC Design

    By elshazlio

    •

    started over 2 years ago

    0 replies • 4814 views
  • Discussion

    Edit cdf of tsmc devices

    Category: Custom IC Design

    By xared

    •

    started over 2 years ago

    0 replies • 5035 views
  • Discussion

    Circular arrays in layout L

    Category: Custom IC Design

    By rb1993

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 5281 views
  • Discussion

    Errors due to incorrect pdk file

    Category: Custom IC Design

    By elshazlio

    •

    updated over 2 years ago by elshazlio

    2 replies • 5748 views
  • Discussion

    IC618 vs IC231

    Category: Custom IC Design

    By cato

    •

    updated over 2 years ago by cato

    2 replies • 8100 views
  • Discussion

    Changing Transient Simulation step size during the simulation

    Category: Custom IC Design

    By AmirMasnadi

    •

    updated over 2 years ago by Saloni Chhabra

    1 replies • 6061 views
  • Discussion

    BEOL_STACK choice visible for Pegasus LVS run, but not DRC

    Category: Custom IC Design

    By Saumeek

    •

    started over 2 years ago

    0 replies • 5176 views
  • Discussion

    Could anyone explain PSS+PAC simulation result of sampling circuit

    Category: Custom IC Design

    By fvoisin

    •

    updated over 2 years ago by fvoisin

    2 replies • 2464 views
  • Discussion

    Pegasus DRC Run fails

    Category: Custom IC Design

    By Saumeek

    •

    updated over 2 years ago by RobMan

    2 replies • 6768 views
  • Discussion

    ADE Schemetic simulation will not auto re-netlist Verilog-A Module

    Category: Custom IC Design

    By SimbaG

    •

    updated over 2 years ago by Frank Wiedmann

    3 replies • 5831 views
  • Discussion

    Jitter measurement for VCO

    Category: Custom IC Design

    By TUKA

    •

    started over 2 years ago

    0 replies • 5080 views
  • Discussion

    How to add the sigma value in model card

    Category: Custom IC Design

    By CJL

    •

    started over 2 years ago

    0 replies • 4912 views
  • Discussion

    Importing Spectre netlist to generate schematic

    Category: Custom IC Design

    By komal k

    •

    started over 2 years ago

    0 replies • 5402 views
  • Discussion

    Change Font Size for Schematic Annotation of the DC Operating Points

    Category: Custom IC Design

    By Zol

    •

    started over 2 years ago

    0 replies • 4870 views
  • Discussion

    [Continue thread] Change Virtuoso Studio ADE Windows Title Style

    Category: Custom IC Design

    By SimbaG

    •

    updated over 2 years ago by SimbaG

    7 replies • 7331 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information