Digital Implementation

Latest Posts

Discussion

Understanding Innovus' hold analysis in a hierarchical design flow utilizing hard macros

Category: Digital Implementation

By marten

$usertype
•
started over 9 years ago

0 replies • 4491 views
Discussion

path name

Category: Digital Implementation

By nhanle

$usertype
•
started over 9 years ago

0 replies • 13338 views
Discussion

Deleting multiple selected Insts in encounter

Category: Digital Implementation

By Erudite

$usertype
•
updated over 9 years ago by khandaker

1 replies • 14234 views
Discussion

Error in starting guiMainForm.tcl

Category: Digital Implementation

By ImanKian

$usertype
•
started over 9 years ago

0 replies • 13317 views
Discussion

AC limit fixing in Innovus - what data is needed in the ICT (and hence compiled qrcTech) files?

Category: Digital Implementation

By Brighty

$usertype
•
updated over 9 years ago by badhriu

1 replies • 1487 views
Discussion

clock tree synthesis for clock gating

Category: Digital Implementation

By quiet

$usertype
•
updated over 9 years ago by shiva anala

7 replies • 19295 views
Discussion

clock gating paths

Category: Digital Implementation

By maven7783

$usertype
•
updated over 9 years ago by shiva anala

12 replies • 29248 views
Discussion

how max_sink_trans value is going to affect the timing of my design

Category: Digital Implementation

By gops

$usertype
•
updated over 9 years ago by GBHASKAR

4 replies • 14889 views
Discussion

set_dont_touch_network on clock

Category: Digital Implementation

By Chith

$usertype
•
updated over 9 years ago by fitz

1 replies • 15290 views
Discussion

Conflict between bus notation in Verilog ('[ ]') and Cadence ('< >')

Category: Digital Implementation

By palubid71

$usertype
•
updated over 9 years ago by Kari

3 replies • 7006 views
Discussion

non-default report

Category: Digital Implementation

By fitz

$usertype
•
started over 9 years ago

0 replies • 13484 views
Discussion

lef parse error

Category: Digital Implementation

By kviswanath

$usertype
•
updated over 9 years ago by Kari

1 replies • 14695 views
Discussion

ELC: Proper Output .ALF file is not getting using generated spec file.

Category: Digital Implementation

By Hemal93

$usertype
•
started over 9 years ago

0 replies • 13519 views
Discussion

High Fanout nets synthesis encounter

Category: Digital Implementation

By kenambo

$usertype
•
updated over 9 years ago by kenambo

3 replies • 15797 views
Discussion

Problem with Sign-off option in EDI

Category: Digital Implementation

By Medya

$usertype
•
started over 9 years ago

0 replies • 13504 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.