Digital Implementation

Latest Posts

Discussion

Understanding the exact definition of capacitances reported in the stdcells.report by Voltus in order to reuse for making power-domain decoupling models for EMC simulations

Category: Digital Implementation

By Herge
•
started over 3 years ago

0 replies • 7883 views
Discussion

How to keep specific Net Wires Spacing out with other net wires

Category: Digital Implementation

By ArcherGong
•
updated over 3 years ago by ArcherGong

4 replies • 11786 views
Discussion

[INNOVUS] Performing top level implementation for hierarchal/block IC design ("Bottom Up" approach)

Category: Digital Implementation

By TomBradyVLSI
•
updated over 3 years ago by henny123

2 replies • 5914 views
Discussion

Stylus flowtool

Category: Digital Implementation

By ccrumpnc
•
updated over 3 years ago by agelababypo

6 replies • 22831 views
Discussion

innovus saveNetlist issue (UPF_IS_1)

Category: Digital Implementation

By HappyHaHa
•
updated over 3 years ago by gavesit

2 replies • 9458 views
Discussion

report wire length in innovus timing report

Category: Digital Implementation

By cyll
•
updated over 3 years ago by Andrew Beckett

3 replies • 10572 views
Discussion

route_special VDD VSS not interleaved.

Category: Digital Implementation

By Bentley
•
updated over 3 years ago by Bentley

1 replies • 10457 views
Discussion

MMMC cdB library in Voltus or Tempus 21.10

Category: Digital Implementation

By jeffreypr293
•
updated over 3 years ago by Hugdfig

1 replies • 9649 views
Discussion

[Innovus] create_generated_clock giving strange error TA-152

Category: Digital Implementation

By Nader Fathy
•
updated over 3 years ago by Nader Fathy

9 replies • 14465 views
Discussion

[Innovus] report the fanout of ICG

Category: Digital Implementation

By hammercui
•
updated over 3 years ago by hammercui

6 replies • 13919 views
Discussion

flowkit flowtool dist.py other grid useage namely SGE

Category: Digital Implementation

By Matt Hutson
•
updated over 3 years ago by Matt Hutson

2 replies • 10439 views
Discussion

Creating a LEF using Innovus

Category: Digital Implementation

By mak22
•
updated over 3 years ago by gjyuo

1 replies • 10502 views
Discussion

Liberate "define_leafcell" for a four terminal HBT

Category: Digital Implementation

By Zakaraya
•
updated over 3 years ago by Hugdfig

1 replies • 1558 views
Discussion

[INNOVUS] Pin assignment with hard macros

Category: Digital Implementation

By TomBradyVLSI
•
started over 3 years ago

0 replies • 9759 views
Discussion

warning: global net connections have not been applied to the instance!

Category: Digital Implementation

By Clara Dong
•
updated over 3 years ago by Clara Dong

2 replies • 11489 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.