Digital Implementation

Latest Posts

Discussion

Annotating multiple dmmmc sdf files with Xcelium

Category: Digital Implementation

By DaniK

$usertype
•
updated over 2 years ago by DaniK

1 replies • 8772 views
Discussion

Questions about a constraint in the SDC

Category: Digital Implementation

By Goddard

$usertype
•
updated over 2 years ago by HumusLuke

5 replies • 10380 views
Discussion

ecoDesign - Failed to find design data with specified top cell name

Category: Digital Implementation

By Pacific Feng

$usertype
•
updated over 2 years ago by Pacific Feng

1 replies • 1041 views
Discussion

Segmentation Fault (core dumped) when invoking INNOVUS211

Category: Digital Implementation

By ucemqfa

$usertype
•
updated over 2 years ago by ucemqfa

2 replies • 9243 views
Discussion

Voltus Rail Analysis Fail: No Current Source

Category: Digital Implementation

By TONG995

$usertype
•
started over 2 years ago

0 replies • 7331 views
Discussion

Genus standard cells to module

Category: Digital Implementation

By JWMP

$usertype
•
updated over 2 years ago by DimoM

1 replies • 13434 views
Discussion

Innovus Error in Multi-thread Placement

Category: Digital Implementation

By rotic

$usertype
•
updated over 2 years ago by DimoM

2 replies • 11806 views
Discussion

Top-Level PnR in Innovus: Routing Power to Blocks

Category: Digital Implementation

By sbfisher

$usertype
•
updated over 2 years ago by sbfisher

2 replies • 8337 views
Discussion

Cannot load in netlists in Innovus: syntax error？

Category: Digital Implementation

By Zackery

$usertype
•
updated over 2 years ago by Zackery

2 replies • 9382 views
Discussion

Doing synthesis with a composed cell in netlist [GENUS][Verilog]

Category: Digital Implementation

By Johanny Saenz

$usertype
•
updated over 2 years ago by DimoM

5 replies • 4766 views
Discussion

How can I push an instance down one level in the design hierarchy

Category: Digital Implementation

By aaronginn

$usertype
•
updated over 2 years ago by aaronginn

3 replies • 8638 views
Discussion

Voltus 20 getting stuck during DEF import

Category: Digital Implementation

By Dracarris

$usertype
•
updated over 2 years ago by DimoM

1 replies • 7829 views
Discussion

Digital VLSI Power Grid Parasitic Extraction (SPEF/DSPF)

Category: Digital Implementation

By Tao247200

$usertype
•
updated over 2 years ago by Dracarris

1 replies • 3185 views
Discussion

PG nets are not routed with sroute

Category: Digital Implementation

By HarryDD

$usertype
•
updated over 2 years ago by HarryDD

3 replies • 9758 views
Discussion

how to via on SC pin with diffrient Net name

Category: Digital Implementation

By ArcherGong

$usertype
•
updated over 2 years ago by DimoM

1 replies • 7665 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.