• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    tip of the week: improve run time during initial placement

    Category: Digital Implementation

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 15526 views
  • Discussion

    How to fix all registers in encounter

    Category: Digital Implementation

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 17066 views
  • Discussion

    How to identify fractional cells

    Category: Digital Implementation

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15895 views
  • Discussion

    Low Power tip of the Week: MSV synthesis - implications

    Category: Digital Implementation

    By archive

    •

    started over 19 years ago

    0 replies • 629 views
  • Discussion

    Low Power tip of the week: Power switch cells

    Category: Digital Implementation

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 16858 views
  • Discussion

    Change names in FE

    Category: Digital Implementation

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14771 views
  • Discussion

    memorizing last known gui size in FE

    Category: Digital Implementation

    By archive

    •

    started over 19 years ago

    0 replies • 14210 views
  • Discussion

    STA considering IR drop

    Category: Digital Implementation

    By archive

    •

    started over 19 years ago

    0 replies • 15890 views
  • Discussion

    Peak and average IR drop analysis mode

    Category: Digital Implementation

    By archive

    •

    updated over 19 years ago by archive

    8 replies • 23427 views
  • Discussion

    Low Power Tip of the Week (10/23/06): Inserting level shifter and isolation cells

    Category: Digital Implementation

    By archive

    •

    started over 19 years ago

    0 replies • 1093 views
  • Discussion

    Generating routing statistics

    Category: Digital Implementation

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 15293 views
  • Discussion

    How does Placedesign calculate delay?

    Category: Digital Implementation

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14892 views
  • Discussion

    dB command to get top level port names.

    Category: Digital Implementation

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 15052 views
  • Discussion

    Tcl Scripting encounter

    Category: Digital Implementation

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 17155 views
  • Discussion

    Stack via on spare gates' pins

    Category: Digital Implementation

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 8613 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information