Digital Implementation

Latest Posts

Discussion

BUFFER/INVERTER COUNT AFTER CTS

Category: Digital Implementation

By jij710
•
updated over 11 years ago by admin

3 replies • 2675 views
Discussion

ELC Simulation failed with status 512

Category: Digital Implementation

By rangha
•
updated over 11 years ago by jsaenznoval

4 replies • 16365 views
Discussion

Max Tran and max cap violations on tristate nets

Category: Digital Implementation

By bitmaster
•
started over 11 years ago

0 replies • 16541 views
Discussion

Verilog netlist import not creating a schematic view for some modules.

Category: Digital Implementation

By cjpatil2
•
started over 11 years ago

0 replies • 15921 views
Discussion

LVS problem with standard cells

Category: Digital Implementation

By Medya
•
started over 11 years ago

0 replies • 15336 views
Discussion

how to varies the threshold voltage for mos transistor??

Category: Digital Implementation

By vishnu4830
•
started over 11 years ago

0 replies • 15078 views
Discussion

Routing Blockage in Lef file

Category: Digital Implementation

By daman
•
started over 11 years ago

0 replies • 15554 views
Discussion

ELC failure during simulate stage with status 25600

Category: Digital Implementation

By aggiestudent
•
started over 11 years ago

0 replies • 14259 views
Discussion

ELC (Simulation failed with the status 25600)

Category: Digital Implementation

By maple
•
updated over 11 years ago by aggiestudent

1 replies • 14621 views
Discussion

encounter selective pin placement

Category: Digital Implementation

By abhishektheone
•
started over 11 years ago

0 replies • 14165 views
Discussion

DVFS implementation

Category: Digital Implementation

By mohdirfan
•
started over 11 years ago

0 replies • 14078 views
Discussion

Question in APR flow

Category: Digital Implementation

By anasr
•
updated over 11 years ago by Kari

1 replies • 17583 views
Discussion

design metrics from saveDesign

Category: Digital Implementation

By mdamunds
•
started over 11 years ago

0 replies • 14432 views
Discussion

Warnings during import verilog in Encounter

Category: Digital Implementation

By Ankit01
•
updated over 11 years ago by Kari

1 replies • 18769 views
Discussion

EDI saveNetlist gives a Verilog netlist with assign statement

Category: Digital Implementation

By xfan
•
updated over 11 years ago by xfan

1 replies • 15984 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.