• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Save Special Routing

    Category: Digital Implementation

    By Vio719

    •

    updated over 14 years ago by Kevin P Thomas

    1 replies • 15078 views
  • Discussion

    How do I control where the routing tracks start?

    Category: Digital Implementation

    By PSmoot

    •

    updated over 14 years ago by BobD

    1 replies • 16074 views
  • Discussion

    LOAD LEF FILE FAILED ST 65nm

    Category: Digital Implementation

    By BASELIO

    •

    updated over 14 years ago by tungthanhhoang

    4 replies • 15687 views
  • Discussion

    Need some SSTA flow details

    Category: Digital Implementation

    By deeps

    •

    started over 14 years ago

    0 replies • 14144 views
  • Discussion

    power stripes

    Category: Digital Implementation

    By gops

    •

    updated over 14 years ago by yazdan

    4 replies • 21794 views
  • Discussion

    How to map output of checkDesign to db*** command ?

    Category: Digital Implementation

    By KEVIN SCREEN

    •

    started over 14 years ago

    0 replies • 14217 views
  • Discussion

    Can some logic be pruned in schematic viewer of encounter?

    Category: Digital Implementation

    By coup212

    •

    started over 14 years ago

    0 replies • 14225 views
  • Discussion

    diffusion-to-substrate contact (ict file)

    Category: Digital Implementation

    By yazdan

    •

    started over 14 years ago

    0 replies • 14431 views
  • Discussion

    IRdrop Analysis

    Category: Digital Implementation

    By yazdan

    •

    updated over 14 years ago by Scrivner

    3 replies • 15316 views
  • Discussion

    Uniform congestion among metal layer

    Category: Digital Implementation

    By Teru

    •

    started over 14 years ago

    0 replies • 14262 views
  • Discussion

    ELC alf2vhdl error: Unexpected setuphold

    Category: Digital Implementation

    By eklikeroomys

    •

    started over 14 years ago

    0 replies • 14336 views
  • Discussion

    setup for calculation of delay.

    Category: Digital Implementation

    By VIVEKPANURE

    •

    started over 14 years ago

    0 replies • 14210 views
  • Discussion

    Standard cell area

    Category: Digital Implementation

    By Shivareddy

    •

    updated over 14 years ago by wally1

    1 replies • 15950 views
  • Discussion

    how to calculate delay of a gate?

    Category: Digital Implementation

    By swathigondi

    •

    updated over 14 years ago by swathigondi

    2 replies • 15797 views
  • Discussion

    Foreach_in_collection command

    Category: Digital Implementation

    By Socencounter

    •

    updated over 14 years ago by Socencounter

    5 replies • 20811 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information