Functional Verification

Latest Posts

Discussion

specman port for VHDL TIME variable

Category: Functional Verification

By random
•
started over 14 years ago

0 replies • 12577 views
Discussion

Searching for a data pattern in Simvision

Category: Functional Verification

By Almendrico
•
started over 14 years ago

0 replies • 13515 views
Discussion

WARN_GLITCH

Category: Functional Verification

By Ravisinha
•
started over 14 years ago

0 replies • 12544 views
Discussion

"list of uint(bits:8)" versus "list of byte"

Category: Functional Verification

By kgss
•
updated over 14 years ago by Ravisinha

3 replies • 1699 views
Discussion

Linux support for IC610?

Category: Functional Verification

By invar
•
updated over 14 years ago by invar

2 replies • 13664 views
Discussion

looking for advise on connecting to analog model

Category: Functional Verification

By myonlyscreen
•
updated over 14 years ago by myonlyscreen

2 replies • 13222 views
Discussion

Write, compile and simulate verilog/vhdl code in cadence

Category: Functional Verification

By Sambhav
•
started over 14 years ago

0 replies • 1412 views
Discussion

NCVHDL Compiler

Category: Functional Verification

By wolf82
•
started over 14 years ago

0 replies • 13394 views
Discussion

Using DPI to get the current value of a signal

Category: Functional Verification

By sdav
•
updated over 15 years ago by sdav

3 replies • 16015 views
Discussion

.vp file simulate

Category: Functional Verification

By digimind4ever
•
started over 15 years ago

0 replies • 13529 views
Discussion

a problem about ams simluation.

Category: Functional Verification

By phoenixson
•
started over 15 years ago

0 replies • 12722 views
Discussion

Ignoring certain module during sdf annotation

Category: Functional Verification

By abhingp01
•
started over 15 years ago

0 replies • 13424 views
Discussion

Referencing a VHDL signal from a Verilog Module

Category: Functional Verification

By ashfaqh
•
updated over 15 years ago by tpylant

1 replies • 13730 views
Discussion

vr_ad_file multiple instance

Category: Functional Verification

By Ravisinha
•
updated over 15 years ago by Ravisinha

4 replies • 14694 views
Discussion

help with e *** Error: list is empty - cannot access item 0

Category: Functional Verification

By JAbusaid
•
updated over 15 years ago by StephenH

1 replies • 1269 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.