Functional Verification

Latest Posts

Discussion

ncelab: *E, CUVPOM: Port name '{*Name Protected*}' is invalid or has multiple conections

Category: Functional Verification

By Jyaray
•
updated over 9 years ago by StephenH

1 replies • 10088 views
Discussion

Transition model of the hardware design by Cadence IFV

Category: Functional Verification

By RAJGD
•
updated over 9 years ago by RAJGD

2 replies • 13378 views
Discussion

Reg: generating a .vsif file before running a regression in vManager 15.10

Category: Functional Verification

By Shobith
•
updated over 9 years ago by StephenH

3 replies • 21029 views
Discussion

Error of undeclared identifier while calling c-function in VHDL with ncsim

Category: Functional Verification

By jayvyas13
•
updated over 9 years ago by StephenH

1 replies • 14547 views
Discussion

Simulation in NCSIM

Category: Functional Verification

By Eliz
•
updated over 9 years ago by StephenH

1 replies • 14104 views
Discussion

Error in Elaboration in UVM environment

Category: Functional Verification

By sunil kr
•
updated over 9 years ago by Beth tamm

6 replies • 26198 views
Discussion

Verification of connectivity at top-level

Category: Functional Verification

By batari123
•
updated over 9 years ago by ckomar

1 replies • 13285 views
Discussion

Using EEnet in SystemVerilog models

Category: Functional Verification

By Robert Peruzzi
•
updated over 9 years ago by Robert Peruzzi

6 replies • 23478 views
Discussion

Need help in Verilog file creation

Category: Functional Verification

By mahee424
•
updated over 9 years ago by mahee424

1 replies • 13250 views
Discussion

Spectre processes sleep for random interval

Category: Functional Verification

By Khenglish
•
started over 9 years ago

0 replies • 12778 views
Discussion

Setting variable value from command line

Category: Functional Verification

By mahee424
•
started over 9 years ago

0 replies • 12706 views
Discussion

How to make verilog function calls from non-DPI C model ?

Category: Functional Verification

By YHLiu
•
started over 9 years ago

0 replies • 14492 views
Discussion

Setting up simulation for UVM

Category: Functional Verification

By Heisenberg
•
updated over 9 years ago by tpylant

1 replies • 15336 views
Discussion

Forcing Verilog signal simple_port with pli_access == TRUE in Specman

Category: Functional Verification

By mjzintc
•
updated over 9 years ago by mjzintc

4 replies • 16204 views
Discussion

Whether DPI - C functions can be used in the environment where the top is in C.

Category: Functional Verification

By Vimala
•
updated over 9 years ago by arnabd88

2 replies • 1628 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.