Functional Verification

Latest Posts

Discussion

arguments to tcl file with irun

Category: Functional Verification

By hrawal

$usertype
•
updated over 15 years ago by hrawal

2 replies • 32299 views
Discussion

eVC integrated with sv-ovm verification environment.

Category: Functional Verification

By arjuny

$usertype
•
updated over 15 years ago by StephenH

1 replies • 13697 views
Discussion

specman port for VHDL TIME variable

Category: Functional Verification

By random

$usertype
•
started over 15 years ago

0 replies • 13208 views
Discussion

Searching for a data pattern in Simvision

Category: Functional Verification

By Almendrico

$usertype
•
started over 15 years ago

0 replies • 14177 views
Discussion

WARN_GLITCH

Category: Functional Verification

By Ravisinha

$usertype
•
started over 15 years ago

0 replies • 13180 views
Discussion

"list of uint(bits:8)" versus "list of byte"

Category: Functional Verification

By kgss

$usertype
•
updated over 15 years ago by Ravisinha

3 replies • 1889 views
Discussion

Linux support for IC610?

Category: Functional Verification

By invar

$usertype
•
updated over 15 years ago by invar

2 replies • 14455 views
Discussion

looking for advise on connecting to analog model

Category: Functional Verification

By myonlyscreen

$usertype
•
updated over 15 years ago by myonlyscreen

2 replies • 13919 views
Discussion

Write, compile and simulate verilog/vhdl code in cadence

Category: Functional Verification

By Sambhav

$usertype
•
started over 15 years ago

0 replies • 1563 views
Discussion

NCVHDL Compiler

Category: Functional Verification

By wolf82

$usertype
•
started over 15 years ago

0 replies • 14089 views
Discussion

Using DPI to get the current value of a signal

Category: Functional Verification

By sdav

$usertype
•
updated over 15 years ago by sdav

3 replies • 17121 views
Discussion

.vp file simulate

Category: Functional Verification

By digimind4ever

$usertype
•
started over 15 years ago

0 replies • 14252 views
Discussion

a problem about ams simluation.

Category: Functional Verification

By phoenixson

$usertype
•
started over 15 years ago

0 replies • 13444 views
Discussion

Ignoring certain module during sdf annotation

Category: Functional Verification

By abhingp01

$usertype
•
started over 15 years ago

0 replies • 14127 views
Discussion

Referencing a VHDL signal from a Verilog Module

Category: Functional Verification

By ashfaqh

$usertype
•
updated over 15 years ago by tpylant

1 replies • 14471 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.